aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/greenpak4/cells_sim.v
Commit message (Expand)AuthorAgeFilesLines
* Fixed typo in last commitAndrew Zonenberg2016-10-181-1/+1
* greenpak4: Added GP_PGEN cell definitionAndrew Zonenberg2016-10-181-0/+21
* Added GLITCH_FILTER parameter to GP_DELAYAndrew Zonenberg2016-10-181-3/+2
* greenpak4: added model for GP_EDGEDET blockAndrew Zonenberg2016-10-181-0/+10
* greenpak4: Changed parameters for GP_SYSRESETAndrew Zonenberg2016-10-161-1/+2
* greenpak4: Changed name of inverted output ports for consistencyAndrew Zonenberg2016-08-141-15/+15
* greenpak4: Added GP_DFFxI cellsAndrew Zonenberg2016-08-141-0/+42
* greenpak4: Renamed ports for better consistency (see azonenberg/openfpga:#6)Andrew Zonenberg2016-08-131-10/+10
* Added GP_DAC cellAndrew Zonenberg2016-07-111-0/+8
* Removed VOUT port of GP_BANDGAPAndrew Zonenberg2016-07-111-1/+1
* greenpak4: add GP_COUNT{8,14}_ADV cells.whitequark2016-07-101-0/+26
* Added GP_DELAY cellAndrew Zonenberg2016-05-071-0/+29
* Fixed typo in port nameAndrew Zonenberg2016-05-071-1/+1
* Fixed extra semicolonAndrew Zonenberg2016-05-071-1/+1
* Fixed typo in parameter nameAndrew Zonenberg2016-05-071-1/+1
* Added simulation timescale declarationAndrew Zonenberg2016-05-071-0/+2
* Renamed module parameterAndrew Zonenberg2016-05-041-4/+4
* Fixed incorrect signal naming in GP_IOBUFAndrew Zonenberg2016-05-041-2/+2
* Added tri-state I/O extraction for GreenPakAndrew Zonenberg2016-05-031-2/+2
* Added GreenPak I/O buffer cellsAndrew Zonenberg2016-05-031-0/+17
* Added comment to clarify GP_ABUF cellAndrew Zonenberg2016-05-021-0/+2
* Added GP_ABUF cellAndrew Zonenberg2016-05-021-0/+6
* Added GP_PGA cellAndrew Zonenberg2016-04-271-0/+11
* Removed VIN_BUF_ENAndrew Zonenberg2016-04-241-1/+0
* Renamed VOUT to OUT on GP_ACMP cellAndrew Zonenberg2016-04-231-1/+3
* Added GP_ACMP cellAndrew Zonenberg2016-04-231-0/+12
* Fixed typoAndrew Zonenberg2016-04-221-1/+1
* Added GP_VREF cellAndrew Zonenberg2016-04-201-0/+6
* Added GP_SHREG cellAndrew Zonenberg2016-04-131-0/+23
* Refactoring: alphabetized cells_simAndrew Zonenberg2016-04-131-120/+119
* Fixed missing semicolonAndrew Zonenberg2016-04-091-1/+1
* Added GP_RCOSC cellAndrew Zonenberg2016-04-091-0/+38
* Added second divider to GP_RINGOSCAndrew Zonenberg2016-04-061-8/+13
* Added GP_RINGOSC primitiveAndrew Zonenberg2016-04-061-0/+26
* Added GP_PORAndrew Zonenberg2016-04-041-0/+22
* Added GP_BANDGAP cellAndrew Zonenberg2016-04-041-0/+9
* Added GreenPak inverter supportAndrew Zonenberg2016-04-011-0/+4
* Updated tech lib for greenpak4 counter with some clarificationsAndrew Zonenberg2016-03-301-3/+3
* Initial work on greenpak4 counter extraction. Doesn't work but a decent startAndrew Zonenberg2016-03-301-0/+27
* Added keep constraint to GP_SYSRESET cellAndrew Zonenberg2016-03-281-0/+2
* Added GP_SYSRESET blockAndrew Zonenberg2016-03-281-0/+7
* Added GP_COUNT8/GP_COUNT14 cellsAndrew Zonenberg2016-03-261-0/+22
* Changed GP_LFOSC parameter configurationAndrew Zonenberg2016-03-261-1/+3
* Added GP_LFOSC cellAndrew Zonenberg2016-03-261-0/+17
* Renamed GP4_V* cells to GP_V* for consistencyAndrew Zonenberg2016-03-261-2/+3
* Added GP_DFFS, GP_DFFR, and GP_DFFSRClifford Wolf2016-03-231-5/+42
* Added GP_DFF INIT parameterClifford Wolf2016-03-231-0/+2
* Renamed GreenPAK4 cells, improved GP4 DFF mappingClifford Wolf2015-09-181-4/+4
* Added GreenPAK4 skeletonClifford Wolf2015-09-161-0/+25
generated by cgit v1.2.3 (git 2.25.1) at 2025-07-28 16:12:19 +0000