aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/greenpak4/cells_sim.v
Commit message (Expand)AuthorAgeFilesLines
* greenpak4: Added INT pin to GP_SPIAndrew Zonenberg2016-12-211-1/+3
* greenpak4: removed unused MISO pin from GP_SPIAndrew Zonenberg2016-12-211-1/+0
* greenpak4: Removed SPI_BUFFER parameterAndrew Zonenberg2016-12-201-1/+0
* greenpak4: replaced MOSI/MISO with single one-way SDAT pinAndrew Zonenberg2016-12-201-2/+1
* greenpak4: Changed port names on GP_SPI for clarityAndrew Zonenberg2016-12-201-4/+4
* greenpak4: Initial implementation of GP_SPI cellAndrew Zonenberg2016-12-201-0/+27
* greenpak4: Updated GP_DCMP cell modelAndrew Zonenberg2016-12-171-2/+20
* greenpak: Fixes to GP_DCMP* blocks. Added GP_CLKBUF.Andrew Zonenberg2016-12-161-5/+10
* greenpak4: Initial version of GP_DCMP skeleton (not yet usable). Changed inte...Andrew Zonenberg2016-12-151-5/+24
* greenpak4: More fixups of GP_DCMPx cellsAndrew Zonenberg2016-12-151-9/+3
* greenpak4: And another typo :(Andrew Zonenberg2016-12-151-1/+1
* greenpak4: Fixed another typoAndrew Zonenberg2016-12-151-1/+1
* greenpak4: Fixed typoAndrew Zonenberg2016-12-151-1/+1
* greenpak4: Cleaned up trailing spaces in cells_simAndrew Zonenberg2016-12-141-60/+60
* greenpak4: Added GP_DCMPREF / GP_DCMPMUXAndrew Zonenberg2016-12-141-0/+23
* Added GP_PWRDET block, BANDWIDTH_KHZ parameter to GP_ABUFAndrew Zonenberg2016-12-111-1/+9
* greenpak4: Inverted D latch cells now have nQ instead of Q as output port nam...Andrew Zonenberg2016-12-101-15/+15
* Added GP_DLATCH and GP_DLATCHIAndrew Zonenberg2016-12-051-0/+18
* Initial implementation of techlib support for GreenPAK latches. Instantiation...Andrew Zonenberg2016-12-051-0/+68
* Fixed typo in last commitAndrew Zonenberg2016-10-181-1/+1
* greenpak4: Added GP_PGEN cell definitionAndrew Zonenberg2016-10-181-0/+21
* Added GLITCH_FILTER parameter to GP_DELAYAndrew Zonenberg2016-10-181-3/+2
* greenpak4: added model for GP_EDGEDET blockAndrew Zonenberg2016-10-181-0/+10
* greenpak4: Changed parameters for GP_SYSRESETAndrew Zonenberg2016-10-161-1/+2
* greenpak4: Changed name of inverted output ports for consistencyAndrew Zonenberg2016-08-141-15/+15
* greenpak4: Added GP_DFFxI cellsAndrew Zonenberg2016-08-141-0/+42
* greenpak4: Renamed ports for better consistency (see azonenberg/openfpga:#6)Andrew Zonenberg2016-08-131-10/+10
* Added GP_DAC cellAndrew Zonenberg2016-07-111-0/+8
* Removed VOUT port of GP_BANDGAPAndrew Zonenberg2016-07-111-1/+1
* greenpak4: add GP_COUNT{8,14}_ADV cells.whitequark2016-07-101-0/+26
* Added GP_DELAY cellAndrew Zonenberg2016-05-071-0/+29
* Fixed typo in port nameAndrew Zonenberg2016-05-071-1/+1
* Fixed extra semicolonAndrew Zonenberg2016-05-071-1/+1
* Fixed typo in parameter nameAndrew Zonenberg2016-05-071-1/+1
* Added simulation timescale declarationAndrew Zonenberg2016-05-071-0/+2
* Renamed module parameterAndrew Zonenberg2016-05-041-4/+4
* Fixed incorrect signal naming in GP_IOBUFAndrew Zonenberg2016-05-041-2/+2
* Added tri-state I/O extraction for GreenPakAndrew Zonenberg2016-05-031-2/+2
* Added GreenPak I/O buffer cellsAndrew Zonenberg2016-05-031-0/+17
* Added comment to clarify GP_ABUF cellAndrew Zonenberg2016-05-021-0/+2
* Added GP_ABUF cellAndrew Zonenberg2016-05-021-0/+6
* Added GP_PGA cellAndrew Zonenberg2016-04-271-0/+11
* Removed VIN_BUF_ENAndrew Zonenberg2016-04-241-1/+0
* Renamed VOUT to OUT on GP_ACMP cellAndrew Zonenberg2016-04-231-1/+3
* Added GP_ACMP cellAndrew Zonenberg2016-04-231-0/+12
* Fixed typoAndrew Zonenberg2016-04-221-1/+1
* Added GP_VREF cellAndrew Zonenberg2016-04-201-0/+6
* Added GP_SHREG cellAndrew Zonenberg2016-04-131-0/+23
* Refactoring: alphabetized cells_simAndrew Zonenberg2016-04-131-120/+119
* Fixed missing semicolonAndrew Zonenberg2016-04-091-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2025-07-28 16:59:48 +0000