index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
greenpak4
/
Makefile.inc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added blackbox $__COUNT_ cell model
Andrew Zonenberg
2017-09-01
1
-0
/
+1
*
Refactoring: moved modules still in cells_sim to cells_sim_wip
Andrew Zonenberg
2017-09-01
1
-0
/
+1
*
Refactoring: Renamed greenpak4_counters pass to extract_counter, moved it to ...
Andrew Zonenberg
2017-08-28
1
-1
/
+0
*
Refactored GreenPAK4 cells_sim into cells_sim_ams and cells_sim_digital
Andrew Zonenberg
2017-08-14
1
-0
/
+2
*
greenpak4: Can now techmap inferred D latches (without set/reset or output in...
Andrew Zonenberg
2016-12-10
1
-0
/
+1
*
Added greenpak4_dffinv
Clifford Wolf
2016-08-15
1
-0
/
+1
*
Refactored synth_greenpak4 to use iopadmap for mapping GP_IOBUF/GP_OBUFT cell...
Andrew Zonenberg
2016-05-04
1
-1
/
+0
*
Added tri-state I/O extraction for GreenPak
Andrew Zonenberg
2016-05-03
1
-0
/
+1
*
Renamed counters pass to greenpak4_counters
Andrew Zonenberg
2016-03-30
1
-0
/
+1
*
Renamed GreenPAK4 cells, improved GP4 DFF mapping
Clifford Wolf
2015-09-18
1
-0
/
+1
*
Added GreenPAK4 skeleton
Clifford Wolf
2015-09-16
1
-0
/
+5