| Commit message (Expand) | Author | Age | Files | Lines |
* | Chenged "extensions_map" to "extensions_list" in hierarchy.cc | Clifford Wolf | 2018-03-27 | 1 | -2/+2 |
* | passes/hierarchy: Reduce code duplication in expand_module | Sergi Granell | 2018-03-27 | 1 | -15/+13 |
* | Add .sv support to "hierarchy -libdir" | Clifford Wolf | 2018-03-26 | 1 | -0/+6 |
* | Add "expose -input" | Clifford Wolf | 2018-03-12 | 1 | -8/+43 |
* | Add "setundef -undef" | Clifford Wolf | 2018-03-12 | 1 | -0/+11 |
* | Fix handling of src attributes in flatten | Clifford Wolf | 2018-03-10 | 1 | -7/+2 |
* | Add "memory_nordff" pass | Clifford Wolf | 2018-03-06 | 2 | -0/+112 |
* | Fix connwrappers help message | Clifford Wolf | 2018-03-04 | 1 | -1/+1 |
* | Add $dlatchsr support to clk2fflogic | Clifford Wolf | 2018-02-26 | 1 | -4/+25 |
* | Fix opt_rmdff handling of $dlatchsr | Clifford Wolf | 2018-02-26 | 1 | -0/+3 |
* | Add $allconst and $allseq cell types | Clifford Wolf | 2018-02-23 | 1 | -0/+2 |
* | Recognize stand-alone obj pattern even when it contains a slash | Clifford Wolf | 2018-02-13 | 1 | -0/+3 |
* | Improve log messages in equiv_make | Clifford Wolf | 2018-01-19 | 1 | -2/+2 |
* | Add "dffinit -highlow" and fix synth_intel | Clifford Wolf | 2018-01-09 | 1 | -0/+20 |
* | Add support for "yosys -E" | Clifford Wolf | 2018-01-07 | 7 | -0/+12 |
* | Bugfix in hierarchy blackbox module port width handling | Clifford Wolf | 2018-01-07 | 1 | -1/+2 |
* | Bugfix in hierarchy handling of blackbox module ports | Clifford Wolf | 2018-01-05 | 1 | -5/+4 |
* | Merge pull request #480 from Fatsie/liberty_value_expression | Clifford Wolf | 2018-01-04 | 1 | -2/+22 |
|\ |
|
| * | Value of properties can be expression. | Staf Verhaegen | 2018-01-03 | 1 | -2/+22 |
* | | Temporarily derive blackbox modules in hierarchy to evaluate port widths | Clifford Wolf | 2018-01-04 | 1 | -1/+14 |
|/ |
|
* | Fix a bug in clk2fflogic memory handling | Clifford Wolf | 2017-12-14 | 1 | -1/+1 |
* | Add clk2fflogic memory support | Clifford Wolf | 2017-12-14 | 1 | -1/+77 |
* | Check for memories in clk2fflogic | Clifford Wolf | 2017-12-13 | 1 | -0/+5 |
* | Add warnings for driver-driver conflicts between FFs (and other cells) and co... | Clifford Wolf | 2017-12-12 | 2 | -3/+11 |
* | Add support for editline as replacement for readline | Clifford Wolf | 2017-11-08 | 1 | -0/+4 |
* | Add "ltp" command | Clifford Wolf | 2017-10-31 | 2 | -0/+186 |
* | Fix memory corruption bug in opt_rmdff | Clifford Wolf | 2017-10-26 | 1 | -0/+3 |
* | Fix typo in opt_clean log message | Clifford Wolf | 2017-10-26 | 1 | -1/+1 |
* | Revert 90be0d8 as it causes endless loops for some designs | Clifford Wolf | 2017-10-14 | 1 | -1/+0 |
* | Fix input vector for reduce cells. | Kaj Tuomi | 2017-10-12 | 1 | -0/+1 |
* | Rewrite ABC output to include proper net names in timing report | Clifford Wolf | 2017-10-10 | 1 | -2/+17 |
* | Add blackbox command | Clifford Wolf | 2017-10-04 | 2 | -0/+82 |
* | Added missing "break" | Andrew Zonenberg | 2017-09-15 | 1 | -0/+1 |
* | Implemented off-chain support for extract_reduce | Andrew Zonenberg | 2017-09-15 | 1 | -84/+157 |
* | extract_reduce now only removes the head of the chain, relying on "clean" to ... | Andrew Zonenberg | 2017-09-15 | 1 | -9/+19 |
* | Merge pull request #412 from azonenberg/reduce-fixes | Clifford Wolf | 2017-09-14 | 1 | -2/+2 |
|\ |
|
| * | extract_reduce: Fix segfault on "undriven" inputs | Robert Ou | 2017-09-14 | 1 | -2/+2 |
* | | Merge pull request #411 from azonenberg/counter-extraction-fixes | Clifford Wolf | 2017-09-14 | 1 | -47/+116 |
|\ \ |
|
| * | | Fixed bug where counter extraction on non-GreenPAK devices incorrectly handle... | Andrew Zonenberg | 2017-09-14 | 1 | -32/+27 |
| * | | Added support for inferring counters with reset to full scale instead of zero | Andrew Zonenberg | 2017-09-14 | 1 | -4/+11 |
| * | | Added RESET_TO_MAX parameter to $__COUNT_ cell. Cannot yet be extracted. | Andrew Zonenberg | 2017-09-14 | 1 | -0/+1 |
| * | | Added support for inferring counters with active-low reset | Andrew Zonenberg | 2017-09-14 | 1 | -6/+15 |
| * | | Initial support for extraction of counters with clock enable | Andrew Zonenberg | 2017-09-14 | 1 | -9/+66 |
| * | | Fixed typo in comment. Fixed bug where extract_counter would create up counte... | Andrew Zonenberg | 2017-09-14 | 1 | -2/+2 |
| |/ |
|
* | | Minor changes to opt_demorgan requested during code review | Andrew Zonenberg | 2017-09-14 | 2 | -18/+18 |
* | | Initial version of opt_demorgan is functioning for AND/OR gates. Not the pret... | Andrew Zonenberg | 2017-09-12 | 2 | -0/+203 |
|/ |
|
* | Add src attribute to extra cells generated by proc_dlatch | Clifford Wolf | 2017-09-09 | 1 | -7/+9 |
* | Further improve extract_fa (but still buggy) | Clifford Wolf | 2017-09-02 | 1 | -28/+91 |
* | Merge branch 'master' of github.com:cliffordwolf/yosys | Clifford Wolf | 2017-09-01 | 2 | -0/+583 |
|\ |
|
| * | extract_counter: Added optimizations to remove unused high-order bits | Andrew Zonenberg | 2017-08-30 | 1 | -16/+34 |