aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Collapse)AuthorAgeFilesLines
...
| * Do not use Module::remove() iterator versionEddie Hung2019-06-271-5/+6
| |
| * Remove &retime when abc9 -fastEddie Hung2019-06-271-1/+1
| |
| * Cleanup abc9.ccEddie Hung2019-06-271-15/+17
| |
| * Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-271-3/+11
| |\
| * | Merge origin/masterEddie Hung2019-06-272-9/+28
| | |
| * | Fix spacingEddie Hung2019-06-261-38/+38
| | |
| * | Support more than one port in the abc_scc_break attrEddie Hung2019-06-261-38/+42
| | |
| * | Missing muxpack.o in MakefileEddie Hung2019-06-251-0/+1
| | |
| * | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-252-5/+379
| |\ \
| * | | nullptr checkEddie Hung2019-06-251-0/+1
| | | |
| * | | Fix for abc_scc_break is busEddie Hung2019-06-241-21/+23
| | | |
| * | | More meaningful error messageEddie Hung2019-06-241-0/+2
| | | |
| * | | Do not use log_id as it strips \\, also fix scc for |wire| > 1Eddie Hung2019-06-241-13/+30
| | | |
| * | | Fix abc9's scc breaker, also break on abc_scc_break attrEddie Hung2019-06-241-9/+31
| | | |
| * | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-213-48/+118
| |\ \ \
| * | | | Do not rename non LUT cells in abc9Eddie Hung2019-06-211-11/+16
| | | | |
| * | | | Fix gcc warning of potentially uninitialisedEddie Hung2019-06-201-2/+2
| | | | |
| * | | | Fix simple_abc9/generate test with 1'bx at MSBEddie Hung2019-06-201-1/+1
| | | | |
| * | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-208-11/+51
| |\ \ \ \
| * | | | | Do not call "setundef -zero" in abc9Eddie Hung2019-06-201-5/+2
| | | | | |
| * | | | | &scorr before &sweep, remove &retime as recommendedEddie Hung2019-06-171-1/+1
| | | | | |
| * | | | | Copy not move parameters/attributesEddie Hung2019-06-171-3/+4
| | | | | |
| * | | | | Fix leak removing cells during ABC integration; also preserve attrEddie Hung2019-06-171-25/+26
| | | | | |
| * | | | | Re-enable &dc2Eddie Hung2019-06-171-1/+1
| | | | | |
| * | | | | CleanupEddie Hung2019-06-161-51/+7
| | | | | |
| * | | | | Get rid of compiler warningsEddie Hung2019-06-141-5/+5
| | | | | |
| * | | | | Update abc9 -D docEddie Hung2019-06-141-1/+2
| | | | | |
| * | | | | Enable "abc9 -D <num>" for timing-driven synthesisEddie Hung2019-06-141-9/+9
| | | | | |
| * | | | | Further cleanup based on @daveshah1Eddie Hung2019-06-141-10/+0
| | | | | |
| * | | | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-06-141-0/+9
| |\ \ \ \ \
| | * | | | | ecp5: Add abc9 optionDavid Shah2019-06-141-0/+9
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | | Remove extra semicolonEddie Hung2019-06-141-1/+1
| |/ / / / /
| * | | | | Rip out all non FPGA stuff from abc9Eddie Hung2019-06-121-343/+111
| | | | | |
| * | | | | Fix spellingEddie Hung2019-06-121-1/+1
| | | | | |
| * | | | | Revert "For 'stat' do not count modules with abc_box_id"Eddie Hung2019-06-121-3/+0
| | | | | | | | | | | | | | | | | | | | | | | | This reverts commit b89bb744529fc8a5e4cd38522f86a797117f2abc.
| * | | | | Be more precise when connecting during ABC9 re-integrationEddie Hung2019-06-121-1/+3
| | | | | |
| * | | | | Remove hacky wideports_split from abc9Eddie Hung2019-06-121-52/+4
| | | | | |
| * | | | | Fix compile errors when #if 1 for debugEddie Hung2019-06-121-7/+8
| | | | | |
| * | | | | Do not call abc9 if no outputsEddie Hung2019-06-121-54/+65
| | | | | |
| * | | | | More write_xaiger cleanupEddie Hung2019-06-121-1/+1
| | | | | |
| * | | | | ConsistencyEddie Hung2019-06-121-1/+1
| | | | | |
| * | | | | Merge branch 'xc7mux' into xaigEddie Hung2019-06-121-1/+1
| |\ \ \ \ \
| | * | | | | Typo: wire delay is -W argumentEddie Hung2019-06-121-1/+1
| | | | | | |
| * | | | | | Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into ↵Eddie Hung2019-06-121-6/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | xc7mux" This reverts commit a138381ac3f2c820d187f08531ffd823d6cbcfd5, reversing changes made to b77c5da76919f7f99f171a0a2775896fbc8debc2.
| * | | | | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-122-267/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit eaee250a6e63e58dfef63fa30c4120db78223e24, reversing changes made to 935df3569b4677ac38041ff01a2f67185681f4e3.
| * | | | | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-121-14/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 2223ca91b0cc559bb876e8e97372a8f77da1603e, reversing changes made to eaee250a6e63e58dfef63fa30c4120db78223e24.
| * | | | | | Retry "Add "-W' wire delay arg to abc9, use from synth_xilinx"Eddie Hung2019-06-121-5/+13
| | | | | | |
| * | | | | | Revert "Add "-W' wire delay arg to abc9, use from synth_xilinx"Eddie Hung2019-06-121-13/+5
| |/ / / / / | | | | | | | | | | | | | | | | | | This reverts commit 2dffa4685b830313204f5d04314a14ed6ecac8ec.
| * | | | | Add "-W' wire delay arg to abc9, use from synth_xilinxEddie Hung2019-06-111-5/+13
| | | | | |
| * | | | | Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into ↵Eddie Hung2019-06-111-15/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | xc7mux" This reverts commit 5174082208ef9bea22ad1ba62622947375b3e83b, reversing changes made to 54379f9872ba3abdf5328994abcf5abfc7288c6b.