aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap
Commit message (Collapse)AuthorAgeFilesLines
...
| * | | | | | | | | | Remove need for $currQ port connectionEddie Hung2019-09-301-0/+8
| | | | | | | | | | |
| * | | | | | | | | | Add commentEddie Hung2019-09-301-0/+1
| | | | | | | | | | |
| * | | | | | | | | | scc call on active module module only, plus cleanupEddie Hung2019-09-301-21/+16
| | | | | | | | | | |
| * | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-09-301-1/+1
| |\ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-09-291-3/+16
| |\ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | Fix "scc" call inside abc9 to consider all wiresEddie Hung2019-09-291-1/+1
| | | | | | | | | | | | |
| * | | | | | | | | | | | Big rework; flop info now mostly in cells_sim.vEddie Hung2019-09-281-78/+65
| | | | | | | | | | | | |
| * | | | | | | | | | | | Split ABC9 based on clocking only, add "abc_mergeability" attr for enEddie Hung2019-09-271-88/+28
| | | | | | | | | | | | |
| * | | | | | | | | | | | Add -select option to aigmapEddie Hung2019-09-271-6/+40
| | | | | | | | | | | | |
| * | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-09-2710-397/+841
| |\ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | Revert "Remove sequential extension"Eddie Hung2019-08-201-20/+68
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 091bf4a18b2f4bf84fe62b61577c88d961468b3c.
* | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2019-12-301-1/+1
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | |
| * | | | | | | | | | | | | GrammarEddie Hung2019-12-301-1/+1
| | |_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | |
* | | | | | | | | | | | | abc9_techmap -> _map; called from abc9 script pass along with abc9_opsEddie Hung2019-12-284-130/+406
| | | | | | | | | | | | |
* | | | | | | | | | | | | Rename abc9.cc -> abc9_techmap.ccEddie Hung2019-12-282-5/+6
|/ / / / / / / / / / / /
* | | | | | | | | | | / iopadmap: Emit tristate buffers with const OE for some edge cases.Marcin Kościelnicki2019-12-251-23/+68
| |_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | |
* | | | | | | | | | | Interpret "abc9 -lut" as lut string only if [0-9:]Eddie Hung2019-12-181-19/+18
| |_|_|_|_|_|_|_|_|/ |/| | | | | | | | |
* | | | | | | | | | iopadmap: Refactor and fix tristate buffer mapping. (#1527)Marcin Kościelnicki2019-12-041-146/+97
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The previous code for rerouting wires when inserting tristate buffers was overcomplicated and didn't handle all cases correctly (in particular, only cell connections were rewired — internal connections were not).
* | | | | | | | | | abc9: Fix breaking of SCCsDavid Shah2019-12-011-29/+40
| |_|_|_|_|_|_|_|/ |/| | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | | | | | | clkbufmap: Add support for inverters in clock path.Marcin Kościelnicki2019-11-251-0/+41
| |_|_|_|_|_|_|/ |/| | | | | | |
* | | | | | | | Fix #1496.Marcin Kościelnicki2019-11-181-4/+8
| | | | | | | |
* | | | | | | | flowmap: when doing mincut, ensure source is always in X, not X̅.whitequark2019-11-121-1/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Fixes #1475.
* | | | | | | | flowmap: don't break if that creates a k+2 (and larger) LUT either.whitequark2019-11-111-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Fixes #1405.
* | | | | | | | Merge branch 'master' into eddie/abc_to_abc9Eddie Hung2019-10-041-3/+12
|\ \ \ \ \ \ \ \ | |_|_|_|_|_|/ / |/| | | | | | / | | |_|_|_|_|/ | |/| | | | |
| * | | | | | Add temporary `abc9 -nomfs` and use for `synth_xilinx -abc9`Eddie Hung2019-10-041-3/+13
| | |_|_|_|/ | |/| | | |
* / | | | | Rename abc_* names/attributes to more precisely be abc9_*Eddie Hung2019-10-041-65/+65
|/ / / / /
* | | | | Merge pull request #1422 from YosysHQ/eddie/aigmap_selectClifford Wolf2019-10-031-6/+40
|\ \ \ \ \ | | | | | | | | | | | | Add -select option to aigmap
| * | | | | Add -select option to aigmapEddie Hung2019-09-301-6/+40
| | |_|_|/ | |/| | |
* | | | | Also rename cells with _TECHMAP_REPLACE_. prefix, as per @cliffordwolfEddie Hung2019-10-021-4/+8
| | | | |
* | | | | techmap wires named _TECHMAP_REPLACE_.<identifier> to create aliasEddie Hung2019-09-301-0/+10
|/ / / /
* | | | Merge pull request #1416 from YosysHQ/mmicko/frontend_binary_inMiodrag Milanović2019-09-301-1/+1
|\ \ \ \ | |_|_|/ |/| | | Open aig frontend as binary file
| * | | Open aig frontend as binary fileMiodrag Milanovic2019-09-291-1/+1
| | |/ | |/|
* | | Merge pull request #1359 from YosysHQ/xc7dspEddie Hung2019-09-291-3/+16
|\ \ \ | |/ / |/| | DSP inference for Xilinx (improved for ice40, initial support for ecp5)
| * | "abc_padding" attr for blackbox outputs that were padded, remove them laterEddie Hung2019-09-231-3/+16
| | |
* | | Fix _TECHMAP_REMOVEINIT_ handling.Marcin Kościelnicki2019-09-271-13/+17
|/ / | | | | | | | | | | | | | | Previously, this wire was handled in the code that populated the "do or do not" techmap cache, resulting in init value removal being performed only for the first use of a given template. Fixes the problem identified in #1396.
* | Revert abc9.ccEddie Hung2019-09-201-1/+1
| |
* | Trim mismatched connection to be same (smallest) sizeEddie Hung2019-09-201-0/+6
| |
* | Fix first testcase in #1391Eddie Hung2019-09-202-2/+2
| |
* | Add techmap_autopurge attribute, fixes #1381Clifford Wolf2019-09-191-5/+49
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Added extractinv passMarcin Kościelnicki2019-09-192-0/+124
| |
* | Explicitly order function argumentsEddie Hung2019-09-131-4/+15
| |
* | Add -match-init option to dff2dffs.Marcin Kościelnicki2019-09-111-3/+26
| |
* | techmap: Add support for extracting init values of portsMarcin Kościelnicki2019-09-071-1/+70
| |
* | Merge pull request #1312 from YosysHQ/xaig_arrivalEddie Hung2019-09-051-42/+16
|\ \ | | | | | | Allow arrival times of sequential outputs to be specified to abc9
| * \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-301-16/+10
| |\ \
| * \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-301-1/+1
| |\ \ \
| * | | | Use a dummy box file if none specifiedEddie Hung2019-08-281-3/+8
| | | | |
| * | | | Merge branch 'eddie/xilinx_srl' into xaig_arrivalEddie Hung2019-08-281-174/+5
| |\ \ \ \
| * \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-284-88/+456
| |\ \ \ \ \
| * | | | | | CleanupEddie Hung2019-08-231-130/+59
| | | | | | |