| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Changes to "memory" pass for new $memwr/$mem WR_EN interface | Clifford Wolf | 2014-07-16 | 1 | -35/+53 |
| * | Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem) | Clifford Wolf | 2014-02-03 | 1 | -34/+37 |
| * | Only generate write-enable $and if WE is not constant 1 in memory_map | Clifford Wolf | 2014-02-02 | 1 | -15/+18 |
| * | Replaced RTLIL::Const::str with generic decoder method | Clifford Wolf | 2013-12-04 | 1 | -1/+1 |
| * | Fixed bug in synthesis of memories that are never written | Clifford Wolf | 2013-10-17 | 1 | -2/+7 |
| * | Added help messages to memory_* passes | Clifford Wolf | 2013-03-01 | 1 | -4/+15 |
| * | initial import | Clifford Wolf | 2013-01-05 | 1 | -0/+334 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |