aboutsummaryrefslogtreecommitdiffstats
path: root/passes/cmds/stat.cc
Commit message (Expand)AuthorAgeFilesLines
* stat: pass down quiet argN. Engelhardt2023-02-281-1/+1
* stat: ensure area is included in json outputPeter Gadfort2022-12-291-0/+3
* stat: Fix JSON output for empty designsJannis Harder2022-12-021-2/+2
* remove extra space in formatingKamyar Mohajerani2022-09-221-2/+2
* stat: add tech tech-specific utilizations to jsonKamyar Mohajerani2022-09-221-65/+91
* stat: add option for machine-readable json outputLofty2022-08-111-38/+109
* also make 'stat' save counts to scratchpadN. Engelhardt2022-06-011-0/+9
* Add $bmux and $demux cells.Marcelina Kościelnicka2022-01-281-0/+4
* Hook up $aldff support in various passes.Marcelina Kościelnicka2021-10-021-1/+1
* Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-081-1/+1
* use the new isPublic() in a few placesN. Engelhardt2020-09-141-1/+1
* Add new builtin FF typesMarcelina Kościelnicka2020-06-231-1/+4
* Use C++11 final/override keywords.whitequark2020-06-181-2/+2
* Add flooring division operatorXiretza2020-05-281-1/+1
* Add flooring modulo operatorXiretza2020-05-281-1/+1
* Clean up `passes/cmds/stat.cc`.Alberto Gonzalez2020-04-061-26/+20
* kernel: big fat patch to use more ID::*, otherwise ID(*)Eddie Hung2020-04-021-17/+17
* kernel: use more ID::*Eddie Hung2020-04-021-5/+5
* Tweak default gate costs, cleanup "stat -tech cmos"Clifford Wolf2019-08-071-16/+6
* Add $_NMUX_, add "abc -g cmos", add proper cmos cell costsClifford Wolf2019-08-061-0/+4
* Add "stat -tech cmos"Clifford Wolf2019-07-201-2/+29
* Fix typoClifford Wolf2019-06-201-2/+2
* Add "stat -tech xilinx"Clifford Wolf2019-05-111-3/+73
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-2/+2
* Include module name for area summary statsEdmond Cote2018-06-181-4/+4
* Add support for "yosys -E"Clifford Wolf2018-01-071-0/+1
* Add $alu to list of supported cells for "stat -width"Clifford Wolf2017-07-141-1/+1
* Added "yosys -D" featureClifford Wolf2016-04-211-1/+1
* Added "stat -liberty" for calculating chip areaClifford Wolf2016-02-041-6/+60
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-251-1/+1
* improvement in "stat"Clifford Wolf2015-10-241-1/+1
* Fixed trailing whitespacesClifford Wolf2015-07-021-3/+3
* Fixed "stat" handling of blackbox modulesClifford Wolf2015-02-141-9/+6
* Renamed SIZE() to GetSize() because of name collision on Win32Clifford Wolf2014-10-101-5/+5
* sort cell types in "stat" output by nameClifford Wolf2014-10-031-2/+2
* namespace YosysClifford Wolf2014-09-271-113/+114
* Removed $bu0 cell typeClifford Wolf2014-09-041-1/+1
* Added "stat -width"Clifford Wolf2014-08-221-4/+37
* Refactoring: Renamed RTLIL::Design::modules to modules_Clifford Wolf2014-07-271-3/+3
* Refactoring: Renamed RTLIL::Module::cells to cells_Clifford Wolf2014-07-271-1/+1
* Refactoring: Renamed RTLIL::Module::wires to wires_Clifford Wolf2014-07-271-1/+1
* Bugfixes in new "stat" commandClifford Wolf2013-11-251-7/+1
* Added "stat" commandClifford Wolf2013-11-251-0/+218