index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
/
cmds
/
setattr.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Fixing old e-mail addresses and deadnames
Claire Xenia Wolf
2021-06-08
1
-1
/
+1
*
Use C++11 final/override keywords.
whitequark
2020-06-18
1
-8
/
+8
*
Clean up `passes/cmds/setattr.cc`.
Alberto Gonzalez
2020-04-06
1
-22
/
+14
*
kernel: big fat patch to use more ID::*, otherwise ID(*)
Eddie Hung
2020-04-02
1
-2
/
+2
*
substr() -> compare()
Eddie Hung
2019-08-07
1
-1
/
+1
*
Add "wbflip" command
Clifford Wolf
2019-04-20
1
-0
/
+39
*
Consistent use of 'override' for virtual methods in derived classes.
Henner Zeller
2018-07-20
1
-6
/
+6
*
Added "setparam -type"
Clifford Wolf
2016-10-19
1
-3
/
+13
*
Support for abstract modules in chparam
Clifford Wolf
2016-03-21
1
-0
/
+6
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
1
-5
/
+5
*
Bugfix in chparam
Clifford Wolf
2015-06-30
1
-6
/
+5
*
Added support for "file names with blanks"
Clifford Wolf
2015-04-08
1
-20
/
+14
*
Added "chparam -list"
Clifford Wolf
2015-04-07
1
-0
/
+21
*
typo fix
Clifford Wolf
2015-04-07
1
-1
/
+1
*
Added "chparam" command
Clifford Wolf
2015-04-07
1
-0
/
+57
*
Added Yosys::{dict,nodict,vector} container types
Clifford Wolf
2014-12-26
1
-1
/
+1
*
namespace Yosys
Clifford Wolf
2014-09-27
1
-0
/
+4
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
1
-2
/
+2
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
1
-2
/
+2
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
1
-1
/
+1
*
Added setattr and setparam commands
Clifford Wolf
2014-02-05
1
-0
/
+180