| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| ... | |
| | | * | Use mem2reg on memories that only have constant-index write ports | Clifford Wolf | 2019-03-01 | 2 | -0/+13 |
| | | * | Improve "read" error msg | Clifford Wolf | 2019-02-28 | 1 | -1/+1 |
| | * | | Add author name | Eddie Hung | 2019-03-19 | 1 | -0/+1 |
| * | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-02-26 | 3 | -12/+23 |
| |\ \ \
| | |/
| |/| |
|
| | * | | Fix handling of defparam for when default_nettype is none | Clifford Wolf | 2019-02-24 | 1 | -0/+4 |
| | * | | Check if Verific was built with DB_PRESERVE_INITIAL_VALUE | Clifford Wolf | 2019-02-24 | 1 | -0/+4 |
| | * | | Fixes related to handling of autowires and upto-ranges, fixes #814 | Clifford Wolf | 2019-02-21 | 2 | -9/+12 |
| | * | | Fix handling of expression width in $past, fixes #810 | Clifford Wolf | 2019-02-21 | 1 | -1/+1 |
| | * | | Fix segfault in printing of some internal error messages | Clifford Wolf | 2019-02-21 | 1 | -2/+2 |
| * | | | parse_xaiger() to really pass single and multi-bit inout tests | Eddie Hung | 2019-02-26 | 1 | -10/+12 |
| * | | | parse_xaiger() to cope with multi bit inouts | Eddie Hung | 2019-02-26 | 1 | -0/+11 |
| * | | | parse_xaiger() to untransform $inout.out output ports | Eddie Hung | 2019-02-25 | 1 | -5/+20 |
| * | | | read_aiger to accept empty string for clk_name, passable only if no latches | Eddie Hung | 2019-02-25 | 1 | -0/+2 |
| * | | | read_aiger to work with symbol table | Eddie Hung | 2019-02-21 | 1 | -8/+47 |
| * | | | Add attribution | Eddie Hung | 2019-02-21 | 1 | -1/+1 |
| * | | | Merge branch 'read_aiger' into xaig | Eddie Hung | 2019-02-21 | 1 | -2/+7 |
| |\ \ \
| | |/
| |/| |
|
| | * | | Fix for using POSIX basename | Eddie Hung | 2019-02-19 | 1 | -2/+4 |
| | * | | Missing OSX headers? | Eddie Hung | 2019-02-17 | 1 | -0/+5 |
| | * | | read_aiger to ignore line after ands for ascii, not binary | Eddie Hung | 2019-02-17 | 1 | -2/+1 |
| | * | | Merge https://github.com/YosysHQ/yosys into read_aiger | Eddie Hung | 2019-02-17 | 1 | -5/+4 |
| | |\| |
|
| * | | | read_aiger to not do -purge for clean | Eddie Hung | 2019-02-20 | 1 | -1/+1 |
| * | | | lut/not/and suffix to be ${lut,not,and} | Eddie Hung | 2019-02-20 | 1 | -13/+13 |
| * | | | read_aiger to also rename 0 index lut when wideports | Eddie Hung | 2019-02-20 | 1 | -2/+14 |
| * | | | read_aiger: new naming fixes | Eddie Hung | 2019-02-20 | 1 | -5/+5 |
| * | | | read_aiger to name wires with internal name, less likely to clash | Eddie Hung | 2019-02-20 | 1 | -18/+15 |
| * | | | Same for ascii AIGERs too | Eddie Hung | 2019-02-19 | 1 | -6/+13 |
| * | | | read_aiger to cope with non-unique POs | Eddie Hung | 2019-02-19 | 1 | -6/+13 |
| * | | | read_aiger to create sane $lut names, and rename when renaming driving wire | Eddie Hung | 2019-02-19 | 1 | -2/+11 |
| * | | | Add comment | Eddie Hung | 2019-02-19 | 1 | -1/+2 |
| * | | | Get rid of boost dep, fix the FIXMEs for Win32? | Eddie Hung | 2019-02-19 | 1 | -14/+14 |
| * | | | In read_xaiger, do not construct ConstEval for every LUT | Eddie Hung | 2019-02-16 | 1 | -1/+1 |
| * | | | read_aiger to ignore output = input of same wire; also create new output for ... | Eddie Hung | 2019-02-16 | 1 | -2/+16 |
| * | | | read_aiger to disable log_debug | Eddie Hung | 2019-02-16 | 1 | -1/+2 |
| * | | | read_xaiger() to use f.read() not readsome() | Eddie Hung | 2019-02-16 | 1 | -1/+2 |
| * | | | read_aiger() to cope with constant outputs, mixed wideports, do cleaning | Eddie Hung | 2019-02-16 | 1 | -8/+130 |
| * | | | read_aiger with more asserts, and call clean | Eddie Hung | 2019-02-15 | 1 | -4/+11 |
| * | | | Leave FIXME for clean | Eddie Hung | 2019-02-13 | 1 | -3/+3 |
| * | | | Use module->addLut() | Eddie Hung | 2019-02-13 | 1 | -5/+1 |
| * | | | Use ConstEval to compute LUT masks | Eddie Hung | 2019-02-13 | 2 | -63/+69 |
| * | | | Merge remote-tracking branch 'origin/read_aiger' into xaig | Eddie Hung | 2019-02-13 | 1 | -10/+3 |
| |\| | |
|
| | * | | Merge branch 'read_aiger' of github.com:eddiehung/yosys into read_aiger | Eddie Hung | 2019-02-12 | 1 | -3/+1 |
| | |\ \ |
|
| | | * | | Do not break for constraints | Eddie Hung | 2019-02-11 | 1 | -1/+0 |
| | | * | | No increment line_count for binary ANDs | Eddie Hung | 2019-02-11 | 1 | -1/+1 |
| | | * | | Do not ignore newline after AND in binary AIG | Eddie Hung | 2019-02-11 | 1 | -1/+0 |
| | * | | | Use module->add{Not,And}Gate() functions | Eddie Hung | 2019-02-12 | 1 | -8/+2 |
| | |/ / |
|
| * | | | Merge https://github.com/YosysHQ/yosys into xaig | Eddie Hung | 2019-02-13 | 1 | -5/+4 |
| |\ \ \
| | |/
| |/| |
|
| | * | | Fix sign handling of real constants | Clifford Wolf | 2019-02-13 | 1 | -5/+4 |
| * | | | Add support for read_aiger -wideports | Eddie Hung | 2019-02-12 | 2 | -6/+15 |
| * | | | Add support for read_aiger -map | Eddie Hung | 2019-02-12 | 2 | -4/+82 |
| * | | | Parse 'm' in xaiger | Eddie Hung | 2019-02-12 | 1 | -20/+57 |
