aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog
Commit message (Expand)AuthorAgeFilesLines
* Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-087-7/+7
* sv: support tasks and functions within packagesZachary Snow2021-06-011-1/+1
* sv: support remaining assignment operatorsZachary Snow2021-05-252-42/+41
* sv: check validity of package end labelZachary Snow2021-05-101-0/+2
* verilog: revise hot comment warningsZachary Snow2021-03-301-6/+21
* preproc: Fix up conditional handling.Marcelina Kościelnicka2021-03-301-3/+17
* verilog: check entire user type stack for type definitionXiretza2021-03-211-6/+12
* sv: allow typenames as function return typesZachary Snow2021-03-191-0/+6
* verilog: rebuild user_type_stack from globals before parsing fileXiretza2021-03-181-5/+21
* sv: carry over global typedefs from previous filesZachary Snow2021-03-171-2/+5
* sv: support for parameters without default valuesZachary Snow2021-03-021-3/+21
* verilog: fix sizing of ports with int types in module headersZachary Snow2021-03-011-2/+3
* verilog: fix handling of nested ifdef directivesZachary Snow2021-03-011-11/+38
* Merge pull request #2523 from tomverbeure/define_synthesisClaire Xen2021-03-011-3/+12
|\
| * Fix indents.Tom Verbeure2021-01-041-2/+2
| * Add -nosynthesis flag for read_verilog command.Tom Verbeure2021-01-041-3/+12
* | sv: extended support for integer typesZachary Snow2021-02-282-39/+70
* | Fix handling of unique/unique0/priority cases in the frontend.Marcelina Kościelnicka2021-02-252-15/+16
* | Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and tu...TimRudy2021-02-241-2/+7
* | verilog: error on macro invocations with missing argument listsZachary Snow2021-02-191-1/+10
* | Merge pull request #2578 from zachjs/genblk-portZachary Snow2021-02-111-4/+7
|\ \
| * | verlog: allow shadowing module ports within generate blocksZachary Snow2021-02-071-4/+7
* | | Add missing is_signed to type_atomKamil Rakoczy2021-02-111-4/+4
|/ /
* | Add check of begin/end labels for genblockKamil Rakoczy2021-02-041-0/+2
* | Merge pull request #2529 from zachjs/unnamed-genblkwhitequark2021-02-041-17/+28
|\ \
| * | verilog: significant block scoping improvementsZachary Snow2021-01-311-17/+28
* | | verilog: strip leading and trailing spaces in macro argsZachary Snow2021-01-281-1/+5
|/ /
* | Merge pull request #2550 from zachjs/macro-arg-spaceswhitequark2021-01-251-1/+0
|\ \
| * | verilog: allow spaces in macro argumentsZachary Snow2021-01-201-1/+0
* | | Allow combination of rand and const modifiersZachary Snow2021-01-211-2/+10
* | | sv: fix support wire and var data type modifiersZachary Snow2021-01-201-9/+23
|/ /
* / Parse package user type in module port listLukasz Dalek2021-01-181-30/+32
|/
* sv: complete support for implied task/function port directionsZachary Snow2020-12-311-0/+10
* Fix SYNTHESIS always being defined in Verilog frontendgeorgerennie2020-12-012-1/+3
* Ignore empty parameters in Verilog module instantiationsClaire Xenia Wolf2020-10-011-0/+3
* Rewrite multirange arrays sizes [n] as [n-1:0]Lukasz Dalek2020-08-031-2/+11
* Treat all bison warnings as errors in verilog front-endClaire Wolf2020-07-151-1/+1
* Use %precedence in verilog_parser.yClaire Wolf2020-07-151-4/+4
* Fix bison warnings for missing %emptyClaire Wolf2020-07-151-59/+52
* Run bison with -Wall for verilog front-endClaire Wolf2020-07-151-1/+1
* Add missing semicolonsKamil Rakoczy2020-07-151-5/+5
* Fix S/R conflictsKamil Rakoczy2020-07-101-1/+2
* Fix R/R conflictsKamil Rakoczy2020-07-101-10/+1
* Revert "Revert PRs #2203 and #2244."Kamil Rakoczy2020-07-101-10/+19
* verilog_parser: turn S/R and R/R conflicts into hard errors.whitequark2020-07-091-1/+1
* Revert PRs #2203 and #2244.whitequark2020-07-091-19/+10
* Support logic typed parametersLukasz Dalek2020-07-061-7/+10
* Merge pull request #2203 from antmicro/fix-grammarclairexen2020-07-011-4/+10
|\
| * Parse macro call attached semicolon as empty expressionLukasz Dalek2020-06-261-1/+1
| * Fix integer signing grammarLukasz Dalek2020-06-261-3/+9
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-21 12:36:51 +0000