| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add proper SVA seq.triggered support | Clifford Wolf | 2018-03-04 | 1 | -1/+11 |
| * | Add VerificClocking class and refactor Verific DFF handling | Clifford Wolf | 2018-03-04 | 1 | -3/+14 |
| * | Fixes and improvements in Verific SVA importer | Clifford Wolf | 2018-03-01 | 1 | -1/+1 |
| * | Continue refactoring of Verific SVA importer code | Clifford Wolf | 2018-02-28 | 1 | -6/+4 |
| * | Move Verific SVA importer to extra C++ source file | Clifford Wolf | 2018-02-18 | 1 | -0/+79 |
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |