Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Replace "ILANG" with "RTLIL" everywhere. | whitequark | 2020-08-26 | 1 | -150/+0 |
| | | | | | | | | | | The only difference between "RTLIL" and "ILANG" is that the latter is the text representation of the former, as opposed to the in-memory graph representation. This distinction serves no purpose but confuses people: it is not obvious that the ILANG backend writes RTLIL graphs. Passes `write_ilang` and `read_ilang` are provided as aliases to `write_rtlil` and `read_rtlil` for compatibility. | ||||
* | ilang_lexer: fix check for out of range literal. | whitequark | 2020-05-29 | 1 | -1/+3 |
| | | | | Commit ca70a104 did not use a correct check. | ||||
* | read_ilang: improve style. NFC. | whitequark | 2020-04-06 | 1 | -2/+1 |
| | | | Co-Authored-By: Alberto Gonzalez <61295559+boqwxp@users.noreply.github.com> | ||||
* | read_ilang: detect overflow of integer literals. | whitequark | 2020-04-06 | 1 | -1/+11 |
| | |||||
* | Add "real" keyword to ilang format | Clifford Wolf | 2019-05-06 | 1 | -0/+1 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add "make coverage" | Clifford Wolf | 2018-08-27 | 1 | -1/+1 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Added $global_clock verilog syntax support for creating $ff cells | Clifford Wolf | 2016-10-14 | 1 | -0/+1 |
| | |||||
* | Adjust makefiles to work with out-of-tree builds | Clifford Wolf | 2015-08-12 | 1 | -1/+1 |
| | | | | This is based on work done by Larry Doolittle | ||||
* | Fixed trailing whitespaces | Clifford Wolf | 2015-07-02 | 1 | -2/+2 |
| | |||||
* | Re-introduced Yosys::readsome() helper function | Clifford Wolf | 2014-10-23 | 1 | -5/+1 |
| | | | | (f.read() + f.gcount() made problems with lines > 16kB) | ||||
* | Updated lexers & parsers to include prefixes | William Speirs | 2014-10-15 | 1 | -0/+141 |