| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Added mem2reg option to verilog frontend | Clifford Wolf | 2013-03-24 | 1 | -2/+6 |
| * | Moved stand-alone libs to libs/ directory and added libs/subcircuit | Clifford Wolf | 2013-02-27 | 1 | -1/+1 |
| * | Added support for verilog genblock[index].member syntax | Clifford Wolf | 2013-02-26 | 1 | -0/+1 |
| * | initial import | Clifford Wolf | 2013-01-05 | 1 | -0/+859 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |