| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | | | Merge remote-tracking branch 'origin/master' into xc7mux | Eddie Hung | 2019-05-21 | 3 | -11/+129 | |
| |\| | | ||||||
| | * | | Merge pull request #991 from kristofferkoch/gcc9-warnings | Clifford Wolf | 2019-05-08 | 1 | -1/+2 | |
| | |\ \ | | | | | | | | | Fix all warnings that occurred when compiling with gcc9 | |||||
| | | * | | Fix all warnings that occurred when compiling with gcc9 | Kristoffer Ellersgaard Koch | 2019-05-08 | 1 | -1/+2 | |
| | | | | | ||||||
| | * | | | Fix handling of partial init attributes in write_verilog, fixes #997 | Clifford Wolf | 2019-05-07 | 1 | -1/+2 | |
| | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | | Add "real" keyword to ilang format | Clifford Wolf | 2019-05-06 | 1 | -1/+4 | |
| | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | | Improve write_verilog specify support | Clifford Wolf | 2019-05-04 | 1 | -15/+71 | |
| | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | | Merge remote-tracking branch 'origin/master' into clifford/specify | Eddie Hung | 2019-05-03 | 1 | -25/+62 | |
| | |\| | | ||||||
| | * | | | Rename T_{RISE,FALL}_AVG to T_{RISE,FALL}_TYP to better match verilog std ↵ | Clifford Wolf | 2019-04-23 | 1 | -2/+2 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | nomenclature Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | | Add $specify2/$specify3 support to write_verilog | Clifford Wolf | 2019-04-23 | 1 | -0/+47 | |
| | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | | Add support for $assert/$assume/$cover to write_verilog | Clifford Wolf | 2019-04-23 | 1 | -0/+10 | |
| | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | | Merge remote-tracking branch 'origin/master' into xc7mux | Eddie Hung | 2019-05-02 | 1 | -25/+62 | |
| |\ \ \ \ | | |/ / | |/| | | ||||||
| | * | | | Re-indent firrtl.cc:struct memory - no functional change. | Jim Lawson | 2019-05-01 | 1 | -25/+25 | |
| | | | | | ||||||
| | * | | | Fix #938 - Crash occurs in case when use write_firrtl command | Jim Lawson | 2019-05-01 | 1 | -4/+41 | |
| | |/ / | | | | | | | | | | | | | | | | Add missing memory initialization. Sanity-check memory parameters. Add Cell pointer to memory object (for error reporting). | |||||
| * | | | Remove topo sort no-loop assertion, with test | Eddie Hung | 2019-04-24 | 1 | -13/+0 | |
| | | | | ||||||
| * | | | Fix abc9 with (* keep *) wires | Eddie Hung | 2019-04-23 | 1 | -6/+14 | |
| | |/ |/| | ||||||
| * | | Temporarily remove 'r' extension | Eddie Hung | 2019-04-22 | 1 | -77/+7 | |
| | | | ||||||
| * | | Allow POs to be PIs in XAIG | Eddie Hung | 2019-04-22 | 1 | -7/+4 | |
| | | | ||||||
| * | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-22 | 1 | -0/+8 | |
| |\| | ||||||
| | * | Add support for zero-width signals to Verilog back-end, fixes #948 | Clifford Wolf | 2019-04-22 | 1 | -0/+8 | |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-20 | 1 | -1/+1 | |
| |\| | ||||||
| | * | Merge pull request #943 from YosysHQ/clifford/whitebox | Clifford Wolf | 2019-04-20 | 8 | -12/+12 | |
| | |\ | | | | | | | [WIP] Add "whitebox" attribute, add "read_verilog -wb" | |||||
| | | * | Revert "write_json to not write contents (cells/wires) of whiteboxes" | Eddie Hung | 2019-04-18 | 1 | -59/+56 | |
| | | | | | | | | | | | | | This reverts commit 4ef03e19a8eafc324d3442f0642abf858071fdd4. | |||||
| | | * | write_json to not write contents (cells/wires) of whiteboxes | Eddie Hung | 2019-04-18 | 1 | -56/+59 | |
| | | | | ||||||
| | * | | Change "ne" to "neq" in btor2 output | Clifford Wolf | 2019-04-19 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | | | | | | | | we need to do this because they changed the parser: https://github.com/Boolector/btor2tools/commit/e97fc9cedabadeec4f621de22096e514f862c690 Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | Fixes for simple_abc9 tests | Eddie Hung | 2019-04-19 | 1 | -4/+8 | |
| | | | | ||||||
| * | | | Do not assume inst_module is always present | Eddie Hung | 2019-04-19 | 1 | -12/+9 | |
| | | | | ||||||
| * | | | ignore_boxes -> holes_mode | Eddie Hung | 2019-04-19 | 1 | -6/+5 | |
| | | | | ||||||
| * | | | Add flop support for write_xaiger | Eddie Hung | 2019-04-18 | 1 | -11/+83 | |
| | | | | ||||||
| * | | | Spelling | Eddie Hung | 2019-04-18 | 1 | -1/+1 | |
| | | | | ||||||
| * | | | Use new -wb flag for ABC flow | Eddie Hung | 2019-04-18 | 1 | -29/+31 | |
| | | | | ||||||
| * | | | write_json to not write contents (cells/wires) of whiteboxes | Eddie Hung | 2019-04-18 | 1 | -56/+59 | |
| | | | | ||||||
| * | | | Merge remote-tracking branch 'origin/clifford/whitebox' into xaig | Eddie Hung | 2019-04-18 | 8 | -12/+12 | |
| |\ \ \ | | |/ | |/| | ||||||
| | * | | Add "whitebox" attribute, add "read_verilog -wb" | Clifford Wolf | 2019-04-18 | 8 | -12/+12 | |
| | |/ | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | Fix $anyseq warning and cleanup | Eddie Hung | 2019-04-17 | 1 | -16/+7 | |
| | | | ||||||
| * | | Cope with inout ports | Eddie Hung | 2019-04-17 | 1 | -1/+15 | |
| | | | ||||||
| * | | Stop topological sort at abc_flop_q | Eddie Hung | 2019-04-17 | 1 | -7/+13 | |
| | | | ||||||
| * | | Remove init* from xaiger, also topo-sort cells for box flow | Eddie Hung | 2019-04-17 | 1 | -95/+157 | |
| | | | ||||||
| * | | Optimise | Eddie Hung | 2019-04-16 | 1 | -4/+3 | |
| | | | ||||||
| * | | CIs before PIs; also sort each cell's connections before iterating | Eddie Hung | 2019-04-16 | 1 | -5/+7 | |
| | | | ||||||
| * | | Port from xc7mux branch | Eddie Hung | 2019-04-16 | 1 | -37/+109 | |
| | | | ||||||
| * | | Output __const0__ and __const1__ CIs | Eddie Hung | 2019-04-12 | 1 | -7/+10 | |
| | | | ||||||
| * | | ci_bits and co_bits now a list, order is important for ABC | Eddie Hung | 2019-04-12 | 1 | -24/+34 | |
| | | | ||||||
| * | | WIP | Eddie Hung | 2019-04-12 | 1 | -14/+68 | |
| | | | ||||||
| * | | Add non-input bits driven by unrecognised cells as ci_bits | Eddie Hung | 2019-04-10 | 1 | -1/+1 | |
| | | | ||||||
| * | | Merge branch 'master' into xaig | Eddie Hung | 2019-04-08 | 9 | -62/+305 | |
| |\| | ||||||
| | * | Refine memory support to deal with general Verilog memory definitions. | Jim Lawson | 2019-04-01 | 1 | -30/+173 | |
| | | | ||||||
| | * | Add support for memory initialization to write_btor | Clifford Wolf | 2019-03-23 | 1 | -0/+53 | |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | Fix BTOR output tags syntax in writye_btor | Clifford Wolf | 2019-03-23 | 1 | -2/+1 | |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | Fix smtbmc.py handling of zero appended steps | Clifford Wolf | 2019-03-14 | 1 | -5/+5 | |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | Fix a syntax bug in ilang backend related to process case statements | Clifford Wolf | 2019-03-14 | 1 | -1/+1 | |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |