iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Make a few passes auto-call Mem::narrow instead of rejecting wide ports.	Marcelina Kościelnicka	2021-05-28	3	-19/+6
*	backends/verilog: Add support for memory read port reset and init value.	Marcelina Kościelnicka	2021-05-27	1	-9/+81
*	backends/verilog: Add wide port support.	Marcelina Kościelnicka	2021-05-27	1	-43/+88
*	backends/verilog: Try to preserve mem write port priorities.	Marcelina Kościelnicka	2021-05-26	1	-32/+84
*	Reject wide ports in some passes that will never support them.	Marcelina Kościelnicka	2021-05-25	3	-2/+21
*	backend/firrtl: Convert to use Mem helpers.	Marcelina Kościelnicka	2021-05-24	1	-264/+88
*	btor: Use is_mem_cell in one more place.	Marcelina Kościelnicka	2021-05-23	1	-1/+1
*	kernel/rtlil: Extract some helpers for checking memory cell types.	Marcelina Kościelnicka	2021-05-22	3	-4/+4
*	abc9: fix SCC issues (#2694)	Eddie Hung	2021-03-29	1	-5/+4
*	rtlil: Fix process memwr roundtrip.	Marcelina Kościelnicka	2021-03-23	1	-1/+1
*	json: Improve the "processes in module" message a bit.	Marcelina Kościelnicka	2021-03-23	1	-1/+1
*	json: Add support for memories.	Marcelina Kościelnicka	2021-03-15	1	-0/+42
*	Merge pull request #2642 from whitequark/cxxrtl-noproc-fixes	whitequark	2021-03-11	1	-17/+29
\|\
\| *	cxxrtl: don't assert on edge sync rules tied to a constant.	whitequark	2021-03-07	1	-0/+4
\| *	cxxrtl: allow `always` sync rules in debug_eval.	whitequark	2021-03-07	1	-17/+25
* \|	Replace assert in xaiger with more useful error message	Dan Ravensloft	2021-03-10	1	-1/+2
* \|	Add support for memory writes in processes.	Marcelina Kościelnicka	2021-03-08	1	-3/+20
\|/
*	Merge pull request #2635 from whitequark/cxxrtl-memrd-async-addr	whitequark	2021-03-05	1	-1/+3
\|\
\| *	cxxrtl: follow aliases to outlines when emitting $memrd.ADDR.	whitequark	2021-03-05	1	-1/+3
* \|	Merge pull request #2634 from whitequark/cxxrtl-debug-wire-types	whitequark	2021-03-05	1	-0/+46
\|\ \
\| * \|	cxxrtl: add pass debug flag to show assigned wire types.	whitequark	2021-03-05	1	-0/+46
\| \|/
* /	cxxrtl: don't crash on empty designs.	whitequark	2021-03-05	1	-1/+1
\|/
*	btor, smt2, smv: Add a hint on how to deal with funny FF types.	Marcelina Kościelnicka	2021-02-25	3	-3/+42
*	Merge pull request #2563 from whitequark/cxxrtl-msvc	whitequark	2021-01-26	2	-10/+10
\|\
\| *	cxxrtl: do not use `->template` for non-dependent names.	whitequark	2021-01-26	2	-10/+10
* \|	Improves the previous commit with a more complete coverage of the cases	Iris Johnson	2021-01-15	1	-12/+12
* \|	Handle sliced bits as clock inputs (fixes #2542)	Iris Johnson	2021-01-14	1	-3/+11
\|/
*	add buffer option to spice backend	Pepijn de Vos	2021-01-13	1	-7/+15
*	cxxrtl: don't crash generating debug information for unused wires.	whitequark	2020-12-22	1	-9/+10
*	cxxrtl: split processes into sync and case nodes.	whitequark	2020-12-22	1	-11/+26
*	cxxrtl: completely rewrite netlist layout code.	whitequark	2020-12-22	1	-406/+569
*	cxxrtl: simplify logic choosing wire type. NFCI.	whitequark	2020-12-21	1	-19/+8
*	cxxrtl: clarify node use-def construction. NFCI.	whitequark	2020-12-21	1	-18/+11
*	cxxrtl: fix typo.	whitequark	2020-12-21	1	-2/+2
*	cxxrtl: speed up bit repeats (sign extends, etc).	whitequark	2020-12-21	2	-5/+28
*	cxxrtl: speed up commits on clang.	whitequark	2020-12-21	1	-3/+3
*	cxxrtl: use `static inline` instead of `inline` in the C API.	whitequark	2020-12-20	1	-1/+1
*	cxxrtl: print names of cells inlined in connections.	whitequark	2020-12-15	1	-1/+10
*	cxxrtl: disable optimization of debug_items().	whitequark	2020-12-15	2	-3/+15
*	cxxrtl: make alias analysis outlining-aware.	whitequark	2020-12-15	1	-38/+48
*	cxxrtl: add a "bare minimum" debug information level.	whitequark	2020-12-14	1	-9/+17
*	cxxrtl: implement debug information outlining.	whitequark	2020-12-14	5	-71/+278
*	cxxrtl: rename "elision" to "inlining". NFC.	whitequark	2020-12-13	1	-77/+77
*	cxxrtl: fix outdated comment. NFC.	whitequark	2020-12-13	1	-2/+2
*	cxxrtl: use IdString::isPublic(). NFC.	whitequark	2020-12-13	1	-4/+4
*	cxxrtl: don't overwrite buffered inputs.	whitequark	2020-12-11	2	-25/+33
*	cxxrtl: allow customizing the root module path in the C API.	whitequark	2020-12-03	2	-1/+20
*	Merge pull request #2468 from whitequark/cxxrtl-assert	whitequark	2020-12-02	2	-2/+16
\|\
\| *	cxxrtl: use CXXRTL_ASSERT for RTL contract violations instead of assert.	whitequark	2020-12-02	2	-2/+16
* \|	Merge pull request #2469 from whitequark/cxxrtl-no-clk	whitequark	2020-12-02	1	-6/+14
\|\ \