aboutsummaryrefslogtreecommitdiffstats
path: root/backends
Commit message (Expand)AuthorAgeFilesLines
* Add propagated clock signals into btor info fileClaire Xenia Wolf2022-05-041-0/+2
* smt2: Make write port array stores conditional on nonzero write maskJannis Harder2022-04-201-2/+4
* pass jny: flipped the defaults for the inclusion of various bits of metadataAki Van Ness2022-04-081-30/+30
* pass jny: ensured the cell collection is cleared between modulesAki Van Ness2022-04-081-0/+1
* pass jny: fixed missing quotes around the type value for the cell sortAki Van Ness2022-04-081-1/+1
* pass jny: fixed the backslash escape for stringsAki Van Ness2022-04-081-2/+1
* pass jny: removed the invalid json escapesAki Van Ness2022-04-081-12/+0
* pass jny: added some todo comments about things that need to be done before a...Aki Van Ness2022-04-081-0/+5
* pass jny: changed the constructor initializers to use parens rather than curl...Aki Van Ness2022-04-081-2/+2
* pass jny: fixed the string escape method to be less jank and more properAki Van Ness2022-04-081-21/+58
* pass jny: fixed the signed output for param value outputAki Van Ness2022-04-081-1/+1
* pass jny: added connection outputAki Van Ness2022-04-081-4/+88
* pass jny: added filter options for including connections, attributes, and pro...Aki Van Ness2022-04-081-25/+125
* pass jny: large chunk of refactoring to make the JSON output more pretty and ...Aki Van Ness2022-04-081-75/+89
* metadata -> jny: migrated to the proper name for the passAki Van Ness2022-04-083-21/+19
* pass metadata: added the machinery to write param and attributesAki Van Ness2022-04-081-8/+27
* pass metadata: removed superfluous `stringf` callsAki Van Ness2022-04-081-37/+40
* pass metadata: some more rough work on dumping the parameters and attributesAki Van Ness2022-04-081-6/+6
* pass metadata: fixed the MetadataWriter object initializer so GCC 4.8 is happyAki Van Ness2022-04-081-1/+1
* pass metadata: added the output of parameters,Aki Van Ness2022-04-081-7/+35
* pass metadata: fixed some of the output formattingAki Van Ness2022-04-081-0/+3
* pass metadata: initial commit of the metadata pass for exporting design metad...Aki Van Ness2022-04-082-0/+277
* smtbmc: fix bmc with no assertionsJannis Harder2022-03-291-0/+2
* Merge pull request #3253 from jix/smtbmc-nodeepcopyJannis Harder2022-03-281-6/+6
|\
| * smtbmc: Avoid unnecessary deep copies during unrollingJannis Harder2022-03-281-6/+6
* | Merge pull request #3247 from jix/smtbmc-keepgoingJannis Harder2022-03-281-50/+143
|\ \ | |/ |/|
| * yosys-smtbmc: Option to keep going after failed assertions in BMC modeJannis Harder2022-03-241-48/+141
| * yosys-smtbmc: Fix typo in help text, remove trailing whitespaceJannis Harder2022-03-241-2/+2
* | Add -no-startoffset option to write_aigerMiodrag Milanovic2022-03-251-8/+17
* | ignore # comment linesN. Engelhardt2022-03-241-1/+1
|/
* Merge pull request #3226 from YosysHQ/micko/btor2witnessMiodrag Milanović2022-03-111-2/+2
|\
| * Fix handling of some formal cells in btor back-endClaire Xenia Wolf2022-03-111-6/+2
| * handle state names of $anyconst and $anyseqMiodrag Milanovic2022-03-111-1/+5
* | Merge pull request #3210 from rqou/json-signedMiodrag Milanović2022-03-071-0/+2
|\ \ | |/ |/|
| * json: Add help message for `signed` fieldR2022-02-211-0/+2
* | Merge pull request #3186 from nakengelhardt/smtbmc_sby_print_idMiodrag Milanović2022-03-042-4/+12
|\ \
| * | print cell name for properties in yosys-smtbmcN. Engelhardt2022-02-222-4/+12
| |/
* | Merge pull request #3207 from nakengelhardt/json_escape_quotesMiodrag Milanović2022-03-041-1/+16
|\ \
| * | fix handling of escaped chars in json backend and frontendN. Engelhardt2022-02-181-1/+16
| |/
* / Add a bit of flexibilty re trace length when processing aiger witnesses in sm...Claire Xenia Wolf2022-02-111-1/+4
|/
* verilog backend: Emit a `wire` for ports as well.Marcelina Kościelnicka2022-01-311-1/+1
* Add $bmux and $demux cells.Marcelina Kościelnicka2022-01-287-2/+77
* cxxrtl: don't reset elided wires with \init attribute.Catherine2021-12-251-0/+2
* cxxrtl: demote wires not inlinable only in debug_eval to locals.Catherine2021-12-151-3/+4
* Add clean_zerowidth pass, use it for Verilog output.Marcelina Kościelnicka2021-12-121-0/+2
* Merge pull request #3105 from whitequark/cxxrtl-reset-memories-2Catherine2021-12-122-108/+80
|\
| * cxxrtl: preserve interior memory pointers across reset.Catherine2021-12-112-95/+67
| * cxxrtl: use unique_ptr<value<>[]> to store memory contents.whitequark2021-12-111-16/+16
* | rtlil: Dump empty connections when whole module is selected.Marcelina Kościelnicka2021-12-121-2/+2
* | write_verilog: dump zero width sigspecs correctly.whitequark2021-12-111-1/+2
|/
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 20:27:48 +0000