aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | | | | | | | | | | | | | Make pmgen support files more genericEddie Hung2019-04-252-6/+9
| * | | | | | | | | | | | | | | | | | | synth_xilinx to call bitblast_shiftxEddie Hung2019-04-251-1/+4
| * | | | | | | | | | | | | | | | | | | Remove topo sort no-loop assertion, with testEddie Hung2019-04-244-14/+76
| * | | | | | | | | | | | | | | | | | | Add -nocarry option to synth_xilinxEddie Hung2019-04-241-5/+14
| * | | | | | | | | | | | | | | | | | | Fix abc9 with (* keep *) wiresEddie Hung2019-04-232-6/+52
| * | | | | | | | | | | | | | | | | | | Refactor into AigerReader::post_process()Eddie Hung2019-04-232-249/+161
| * | | | | | | | | | | | | | | | | | | TweakEddie Hung2019-04-221-1/+1
| * | | | | | | | | | | | | | | | | | | Fix for A_WIDTH == 2 but B_WIDTH==3Eddie Hung2019-04-221-1/+1
| * | | | | | | | | | | | | | | | | | | Trim A_WIDTH by Y_WIDTH-1Eddie Hung2019-04-221-1/+1
| * | | | | | | | | | | | | | | | | | | Add commentEddie Hung2019-04-221-0/+3
| * | | | | | | | | | | | | | | | | | | Fix for mux_case_* mappingsEddie Hung2019-04-221-17/+9
| * | | | | | | | | | | | | | | | | | | Fix for non-pow2 width muxesEddie Hung2019-04-221-9/+18
| * | | | | | | | | | | | | | | | | | | Add synth_xilinx -nomux optionEddie Hung2019-04-222-4/+18
| * | | | | | | | | | | | | | | | | | | Cleanup, call pmux2shiftx even without -nosrlEddie Hung2019-04-226-45/+30
| * | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7muxEddie Hung2019-04-2231-283/+953
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/xc7srl' into xc7muxEddie Hung2019-04-2277-348/+4702
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | Add MUXCY and XORCY to cells_box.vEddie Hung2019-04-162-0/+15
| * | | | | | | | | | | | | | | | | | | | | Fix wire numberingEddie Hung2019-04-161-1/+2
| * | | | | | | | | | | | | | | | | | | | | Do not put constants into output_bitsEddie Hung2019-04-161-2/+2
| * | | | | | | | | | | | | | | | | | | | | Remove write_verilog callEddie Hung2019-04-161-1/+1
| * | | | | | | | | | | | | | | | | | | | | Fix spacingEddie Hung2019-04-162-2/+2
| * | | | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7muxEddie Hung2019-04-162-3/+1
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | | NULL check before useEddie Hung2019-04-161-1/+1
| * | | | | | | | | | | | | | | | | | | | | | WIP for box supportEddie Hung2019-04-161-36/+93
| * | | | | | | | | | | | | | | | | | | | | | ABC to read_box before reading netlistEddie Hung2019-04-161-1/+3
| * | | | | | | | | | | | | | | | | | | | | | Make cells.box whiteboxes not blackboxesEddie Hung2019-04-161-2/+2
| * | | | | | | | | | | | | | | | | | | | | | read_verilog cells_box.v before techmapEddie Hung2019-04-161-1/+1
| * | | | | | | | | | | | | | | | | | | | | | synth_xilinx: before abc read +/xilinx/cells_box.vEddie Hung2019-04-161-0/+1
| * | | | | | | | | | | | | | | | | | | | | | Add +/xilinx/cells_box.v containing models for ABC boxesEddie Hung2019-04-162-0/+11
| * | | | | | | | | | | | | | | | | | | | | | For 'stat' do not count modules with abc_box_idEddie Hung2019-04-161-0/+3
| * | | | | | | | | | | | | | | | | | | | | | Do not call abc on modules with abc_box_id attrEddie Hung2019-04-161-0/+3
| * | | | | | | | | | | | | | | | | | | | | | Revert "Add abc_box_id attribute to MUXF7/F8 cells"Eddie Hung2019-04-161-2/+0
| * | | | | | | | | | | | | | | | | | | | | | Use abc_box_idEddie Hung2019-04-151-2/+1
| * | | | | | | | | | | | | | | | | | | | | | Check abc_box_id attrEddie Hung2019-04-151-1/+16
| * | | | | | | | | | | | | | | | | | | | | | Add abc_box_id attribute to MUXF7/F8 cellsEddie Hung2019-04-151-0/+2
| * | | | | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7muxEddie Hung2019-04-159-100/+246
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | | | PI before CIEddie Hung2019-04-121-2/+2
| * | | | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-04-121-3/+9
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/pmux2shiftx' into xc7muxEddie Hung2019-04-111-1/+0
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/pmux2shiftx' into xc7muxEddie Hung2019-04-116-8/+93
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | | | | | | Fix cells_map.v some moreEddie Hung2019-04-111-7/+7
| * | | | | | | | | | | | | | | | | | | | | | | | | | More fine tuningEddie Hung2019-04-111-2/+2
| * | | | | | | | | | | | | | | | | | | | | | | | | | Fix cells_map.vEddie Hung2019-04-111-7/+7
| * | | | | | | | | | | | | | | | | | | | | | | | | | Fix typoEddie Hung2019-04-111-1/+1
| * | | | | | | | | | | | | | | | | | | | | | | | | | Juggle opt calls in synth_xilinxEddie Hung2019-04-112-30/+35
| * | | | | | | | | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7muxEddie Hung2019-04-101-1/+1
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | | | | | | | WIP for cells_map.v -- maybe working?Eddie Hung2019-04-101-32/+27
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Try splitting $shiftx with Y_WIDTH > 1 into Y_WIDTH = 1Eddie Hung2019-04-101-31/+38
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Fix for when B_SIGNED = 1Eddie Hung2019-04-101-1/+8
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Update doc for synth_xilinxEddie Hung2019-04-101-7/+8