aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | | | | | | Clean verilog code from not used define blockMiodrag Milanovic2019-10-172-12/+0
| | * | | | | | | | | | | Removed alu and div_mod test as agreed, ignore generated filesMiodrag Milanovic2019-10-175-70/+1
| | * | | | | | | | | | | Test per flip-flop typeMiodrag Milanovic2019-10-172-47/+37
| | * | | | | | | | | | | Add -assertEddie Hung2019-10-171-1/+1
| | * | | | | | | | | | | Use built-in async2sync call as per #1417Eddie Hung2019-10-171-4/+0
| | * | | | | | | | | | | Update mul test to DSP48E1Eddie Hung2019-10-171-9/+2
| | * | | | | | | | | | | Update area for div_modEddie Hung2019-10-171-6/+6
| | * | | | | | | | | | | Add comment for lack of tristate logic pointing to #1225Eddie Hung2019-10-171-1/+1
| | * | | | | | | | | | | Move $x to end as 7f0eec8Eddie Hung2019-10-171-1/+1
| | * | | | | | | | | | | adffs test update (equiv_opt -multiclock)SergeyDegtyar2019-10-171-5/+6
| | * | | | | | | | | | | Fix div_mod testSergey2019-10-171-1/+1
| | * | | | | | | | | | | Fix div_mod testSergey2019-10-171-1/+1
| | * | | | | | | | | | | Fix div_mod testSergey2019-10-171-1/+1
| | * | | | | | | | | | | Fix div_mod testSergey2019-10-171-1/+1
| | * | | | | | | | | | | Fix div_mod testSergey2019-10-171-1/+1
| | * | | | | | | | | | | Fix div_mod testSergey2019-10-171-1/+1
| | * | | | | | | | | | | Add comment with expected behavior for latches,tribuf tests;Update adffs testSergeyDegtyar2019-10-174-14/+11
| | * | | | | | | | | | | Fix latches.ys testSergeyDegtyar2019-10-171-4/+3
| | * | | | | | | | | | | Remove xilinx_ug901 tests (will be moved to yosys-tests)SergeyDegtyar2019-10-1789-2963/+0
| | * | | | | | | | | | | Add smoke tests to tests/xilinxSergeyDegtyar2019-10-1730-9/+655
| | * | | | | | | | | | | Add comments for unproven cells.SergeyDegtyar2019-10-173-2/+3
| | * | | | | | | | | | | Add tests for Xilinx UG901 examplesSergeyDegtyar2019-10-1789-0/+2962
| |/ / / / / / / / / / /
| * | | | | | | | | | | Merge pull request #1450 from YosysHQ/clifford/fixdffmuxClifford Wolf2019-10-165-155/+270
| |\ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | Fix dffmux peepopt init handlingClifford Wolf2019-10-162-27/+113
| | * | | | | | | | | | | Move GENERATE_PATTERN macro to separate utility headerClifford Wolf2019-10-163-128/+157
| |/ / / / / / / / / / /
| * | | | | | | | | | | Disable left-over log_debug in peepopt_dffmux.pmgClifford Wolf2019-10-161-1/+1
| * | | | | | | | | | | Fix parsing of .cname BLIF statementsClifford Wolf2019-10-161-1/+1
| * | | | | | | | | | | Add .blackbox support to blif front-endClifford Wolf2019-10-161-0/+6
| | |_|_|_|_|/ / / / / | |/| | | | | | | | |
| * | | | | | | | | | Merge pull request #1448 from YosysHQ/daveshah1-sv-experimentsClifford Wolf2019-10-1417-20/+315
| |\ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ Use "(id)" instead of "id" for types as temporary hackClifford Wolf2019-10-1417-20/+315
| | |\ \ \ \ \ \ \ \ \ \
| | | * | | | | | | | | | frontends/ast: code styleDavid Shah2019-10-031-2/+1
| | | * | | | | | | | | | sv: Improve testsDavid Shah2019-10-038-7/+30
| | | * | | | | | | | | | sv: Fix typedefs in blocksDavid Shah2019-10-031-2/+2
| | | * | | | | | | | | | sv: Disambiguate interface portsDavid Shah2019-10-031-3/+19
| | | * | | | | | | | | | Update CHANGELOG and READMEDavid Shah2019-10-032-0/+3
| | | * | | | | | | | | | sv: Add test scripts for typedefsDavid Shah2019-10-035-0/+31
| | | * | | | | | | | | | sv: Fix memories of typedefsDavid Shah2019-10-031-1/+1
| | | * | | | | | | | | | sv: Add %expectDavid Shah2019-10-031-0/+1
| | | * | | | | | | | | | sv: Add support for memories of a typedefDavid Shah2019-10-032-6/+30
| | | * | | | | | | | | | sv: Add support for memory typedefsDavid Shah2019-10-033-3/+44
| | | * | | | | | | | | | sv: Fix typedefs in packagesDavid Shah2019-10-032-4/+21
| | | * | | | | | | | | | sv: Fix typedef parametersDavid Shah2019-10-034-9/+70
| | | * | | | | | | | | | sv: Switch parser to glr, prep for typedefDavid Shah2019-10-036-11/+111
| * | | | | | | | | | | | Merge pull request #1446 from YosysHQ/dave/ecp5-ioffDavid Shah2019-10-143-8/+16
| |\ \ \ \ \ \ \ \ \ \ \ \ | | |/ / / / / / / / / / / | |/| | | | | | | | | | |
| | * | | | | | | | | | | ecp5: Add ECLKBRIDGECS blackboxDavid Shah2019-10-111-0/+7
| | * | | | | | | | | | | ecp5: Add attrmvcp to copy syn_useioff to driving FFDavid Shah2019-10-101-0/+1
| | * | | | | | | | | | | ecp5: Set syn_useioff on IO FFs to enable packingDavid Shah2019-10-101-8/+8
| |/ / / / / / / / / / /
| * | | | | | | | | | | Merge pull request #1445 from YosysHQ/mwk/xilinx_ibufgMiodrag Milanović2019-10-105-33/+14
| |\ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|/ / / / / | |/| | | | | | | | | |
| | * | | | | | | | | | xilinx: Add simulation model for IBUFG.Marcin Kościelnicki2019-10-105-33/+14
| |/ / / / / / / / / /
| | | * | | | | | | | hierarchy - proc reorderMiodrag Milanovic2019-10-189-14/+18
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-22 15:49:23 +0000