| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | Extraneous newline | Eddie Hung | 2019-06-27 | 1 | -1/+0 | |
| | * | | Remove noise from ice40/cells_sim.v | Eddie Hung | 2019-06-27 | 1 | -5/+0 | |
| | * | | Refactor for one "abc_carry" attribute on module | Eddie Hung | 2019-06-27 | 5 | -82/+84 | |
| | * | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig | Eddie Hung | 2019-06-27 | 2 | -0/+19 | |
| | |\ \ | ||||||
| | | * \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 2 | -0/+19 | |
| | | |\ \ | ||||||
| | * | | | | Do not use Module::remove() iterator version | Eddie Hung | 2019-06-27 | 1 | -5/+6 | |
| | * | | | | Remove redundant doc | Eddie Hung | 2019-06-27 | 1 | -3/+0 | |
| | * | | | | Remove &retime when abc9 -fast | Eddie Hung | 2019-06-27 | 1 | -1/+1 | |
| | * | | | | Cleanup abc9.cc | Eddie Hung | 2019-06-27 | 1 | -15/+17 | |
| | * | | | | Undo iterator based Module::remove() for cells, as containers will not | Eddie Hung | 2019-06-27 | 2 | -11/+2 | |
| | |/ / / | ||||||
| | * | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 4 | -9/+39 | |
| | |\ \ \ | ||||||
| | * \ \ \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 0 | -0/+0 | |
| | |\ \ \ \ | ||||||
| | * | | | | | Add warning if synth_xilinx -abc9 with family != xc7 | Eddie Hung | 2019-06-27 | 1 | -0/+2 | |
| | * | | | | | Remove unneeded include | Eddie Hung | 2019-06-27 | 1 | -3/+0 | |
| | * | | | | | Merge origin/master | Eddie Hung | 2019-06-27 | 10 | -65/+480 | |
| | * | | | | | Fix spacing | Eddie Hung | 2019-06-26 | 1 | -38/+38 | |
| | * | | | | | Improve debugging message for comb loops | Eddie Hung | 2019-06-26 | 1 | -4/+6 | |
| | * | | | | | Add WE to ECP5 dist RAM's abc_scc_break too | Eddie Hung | 2019-06-26 | 1 | -1/+1 | |
| | * | | | | | Update comment on boxes | Eddie Hung | 2019-06-26 | 2 | -4/+6 | |
| | * | | | | | Add "WE" to dist RAM's abc_scc_break | Eddie Hung | 2019-06-26 | 1 | -3/+3 | |
| | * | | | | | Support more than one port in the abc_scc_break attr | Eddie Hung | 2019-06-26 | 1 | -38/+42 | |
| | * | | | | | Add write_xaiger into CHANGELOG | Eddie Hung | 2019-06-26 | 1 | -0/+1 | |
| | * | | | | | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 0 | -0/+0 | |
| | |\ \ \ \ \ | ||||||
| | * | | | | | | Remove unused var | Eddie Hung | 2019-06-26 | 1 | -1/+1 | |
| | * | | | | | | Add _nowide variants of LUT libraries in -nowidelut flows | Eddie Hung | 2019-06-26 | 4 | -13/+44 | |
| | * | | | | | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig | Eddie Hung | 2019-06-26 | 1 | -2/+10 | |
| | |\ \ \ \ \ \ | ||||||
| | | * \ \ \ \ \ | Merge pull request #1136 from YosysHQ/xaig_ice40_wire_del | Eddie Hung | 2019-06-26 | 1 | -2/+10 | |
| | | |\ \ \ \ \ \ | ||||||
| | | | * | | | | | | abc9: Add wire delays to synth_ice40 | David Shah | 2019-06-26 | 1 | -2/+10 | |
| | | |/ / / / / / | ||||||
| | * | | | | | | | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 0 | -0/+0 | |
| | |\ \ \ \ \ \ \ | ||||||
| | * \ \ \ \ \ \ \ | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 0 | -0/+0 | |
| | |\ \ \ \ \ \ \ \ | ||||||
| | * \ \ \ \ \ \ \ \ | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 2 | -9/+26 | |
| | |\ \ \ \ \ \ \ \ \ | | |_|_|/ / / / / / | |/| | | | | | | | | ||||||
| | * | | | | | | | | | Missing muxpack.o in Makefile | Eddie Hung | 2019-06-25 | 1 | -0/+1 | |
| | * | | | | | | | | | Realistic delays for RAM32X1D too | Eddie Hung | 2019-06-25 | 1 | -2/+2 | |
| | * | | | | | | | | | Add RAM32X1D box info | Eddie Hung | 2019-06-25 | 2 | -4/+12 | |
| | * | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-25 | 13 | -14/+1029 | |
| | |\ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | nullptr check | Eddie Hung | 2019-06-25 | 1 | -0/+1 | |
| | * | | | | | | | | | | Use LUT delays for dist RAM delays | Eddie Hung | 2019-06-24 | 1 | -4/+4 | |
| | * | | | | | | | | | | Fix for abc_scc_break is bus | Eddie Hung | 2019-06-24 | 1 | -21/+23 | |
| | * | | | | | | | | | | More meaningful error message | Eddie Hung | 2019-06-24 | 1 | -0/+2 | |
| | * | | | | | | | | | | Re-enable dist RAM boxes for ECP5 | Eddie Hung | 2019-06-24 | 1 | -1/+1 | |
| | * | | | | | | | | | | Revert "Re-enable dist RAM boxes for ECP5" | Eddie Hung | 2019-06-24 | 1 | -1/+1 | |
| | * | | | | | | | | | | Do not use log_id as it strips \\, also fix scc for |wire| > 1 | Eddie Hung | 2019-06-24 | 1 | -13/+30 | |
| | * | | | | | | | | | | Re-enable dist RAM boxes for ECP5 | Eddie Hung | 2019-06-24 | 1 | -1/+1 | |
| | * | | | | | | | | | | Add Xilinx dist RAM as comb boxes | Eddie Hung | 2019-06-24 | 2 | -0/+16 | |
| | * | | | | | | | | | | Fix abc9's scc breaker, also break on abc_scc_break attr | Eddie Hung | 2019-06-24 | 1 | -9/+31 | |
| | * | | | | | | | | | | Add tests/various/abc9.{v,ys} with SCC test | Eddie Hung | 2019-06-24 | 2 | -0/+19 | |
| | * | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-24 | 2 | -0/+16 | |
| | |\ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | Add comments to ecp5 box | Eddie Hung | 2019-06-22 | 1 | -0/+6 | |
| | * | | | | | | | | | | | Add comment to xc7 box | Eddie Hung | 2019-06-22 | 1 | -0/+3 | |
| | * | | | | | | | | | | | Fix and cleanup ice40 boxes for carry in/out | Eddie Hung | 2019-06-22 | 4 | -313/+25 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |