iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Enabled AST/Verilog front-end optimizations per default	Clifford Wolf	2013-06-10	5	-11/+30
\|
*	Fixed generation of newlines in "dump" output	Clifford Wolf	2013-06-10	1	-3/+4
\|
*	Added "rename" command	Clifford Wolf	2013-06-10	2	-0/+95
\|
*	Progress on xsthammer	Clifford Wolf	2013-06-10	5	-0/+268
\|
*	Added first xsthammer scripts	Clifford Wolf	2013-06-10	4	-0/+183
\|
*	Renamed "sat_solve" pass to "sat"	Clifford Wolf	2013-06-09	3	-13/+13
\|
*	Implemented temporal induction proofs in sat_solve	Clifford Wolf	2013-06-09	3	-39/+180
\|
*	Added support for non-temporal proofs to sat_solve	Clifford Wolf	2013-06-09	2	-26/+127
\|
*	Re-organization in sat_solver pass for temporal induction	Clifford Wolf	2013-06-09	1	-251/+296
\|
*	Added ezSAT api support for don't care values in models	Clifford Wolf	2013-06-09	3	-6/+23
\|
*	Fixed handling of $_XOR_ in SAT generator	Clifford Wolf	2013-06-09	2	-2/+4
\|
*	Added sequential solving support to sat_solve	Clifford Wolf	2013-06-09	3	-89/+257
\|
*	Set rl_basic_word_break_characters in shell	Clifford Wolf	2013-06-09	1	-0/+1
\|
*	Improved readline tab completion	Clifford Wolf	2013-06-09	2	-25/+75
\|
*	Look for yosys-abc and yosys-svgviewer where the main exe is	Clifford Wolf	2013-06-09	4	-3/+23
\|
*	Added "make abc" and "make install-abc"	Clifford Wolf	2013-06-08	4	-4/+20
\|
*	Moved cmds from kernel/ to passes/cmds/	Clifford Wolf	2013-06-08	4	-1/+4
\|
*	Fixed typo is sat_solve help msg	Clifford Wolf	2013-06-08	1	-1/+1
\|
*	Added support for shifter cells to SAT generator	Clifford Wolf	2013-06-08	3	-10/+43
\|
*	Added "cd" and "ls" commands for convenience	Clifford Wolf	2013-06-08	1	-0/+111
\|
*	Various improvements in sat_solve pass and SAT generator	Clifford Wolf	2013-06-08	4	-41/+155
\|
*	Added -all and -max options to sat_solve	Clifford Wolf	2013-06-08	1	-0/+31
\|
*	Fixes and improvements in ezSAT library	Clifford Wolf	2013-06-08	5	-10/+202
\|
*	Improved auto-detection of -show signals in sat_solve	Clifford Wolf	2013-06-08	3	-29/+96
\|
*	Improved sat generator and sat_solve pass	Clifford Wolf	2013-06-07	6	-15/+57
\|
*	Added SAT generator and simple sat_solve command	Clifford Wolf	2013-06-07	7	-3/+400
\|
*	Added ezSAT library	Clifford Wolf	2013-06-07	12	-8/+2854
\|
*	Renamed opt_rmunused to opt_clean	Clifford Wolf	2013-06-05	7	-17/+17
\|
*	Implemented technology mapping for multipliers (using array multiplier)	Clifford Wolf	2013-06-03	1	-4/+30
\|
*	Added "dump" command (part ilang backend)	Clifford Wolf	2013-06-02	4	-29/+119
\|
*	Fixed techmap/flatten for positional module arguments	Clifford Wolf	2013-05-26	1	-8/+20
\|
*	Improved log messages generated by hierarchy pass	Clifford Wolf	2013-05-26	1	-5/+17
\|
*	Added -nodetect option to fsm pass	Clifford Wolf	2013-05-24	1	-2/+8
\|
*	Fixed undef behavior in tests/asicworld/code_verilog_tutorial_fsm_full_tb.v	Clifford Wolf	2013-05-24	1	-1/+3
\|
*	Improved FSM one-hot encoding, added binary encoding	Clifford Wolf	2013-05-24	3	-44/+85
\|
*	Added log_assert() api	Clifford Wolf	2013-05-24	3	-4/+6
\|
*	Added log_abort() api	Clifford Wolf	2013-05-24	2	-1/+3
\|
*	Fixed a gcc vs. clang determinism problem in abc pass	Clifford Wolf	2013-05-23	1	-4/+11
\|
*	Fixed memory corruption bug in opt_rmunused	Clifford Wolf	2013-05-23	1	-7/+14
\|
*	Only initialize TCL interpreter when needed	Clifford Wolf	2013-05-23	3	-39/+50
\|
*	Fixed memory leak in ilang frontend	Clifford Wolf	2013-05-23	1	-0/+1
\|
*	Added missing newline to some error messages	Clifford Wolf	2013-05-23	1	-2/+2
\|
*	Added labels to "help -write-tex-command-reference-manual" output	Clifford Wolf	2013-05-23	1	-0/+2
\|
*	Added support for processes to show command	Clifford Wolf	2013-05-23	1	-2/+81
\|
*	Fixed show command for constant assignments	Clifford Wolf	2013-05-23	1	-2/+2
\|
*	Some improvements in opt_rmdff	Clifford Wolf	2013-05-23	1	-2/+33
\|
*	Merge pull request #6 from hansiglaser/master	Clifford Wolf	2013-05-19	3	-4/+19
\|\ \| \| \| \|	added option '-Dname[=definition]' to command 'read_verilog'
\| *	added option '-Dname[=definition]' to command 'read_verilog'	Johann Glaser	2013-05-19	3	-4/+19
\|/
*	Removed test cases that have been moved to yosys-test.	Clifford Wolf	2013-05-17	83	-18963/+0
\| \| \| \|	https://github.com/cliffordwolf/yosys-tests/
*	Fixed to aggressive x-folding in opt_const	Clifford Wolf	2013-05-17	1	-8/+21
\|