iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
\| *	Merge pull request #936 from YosysHQ/README-fix-quotes	Eddie Hung	2019-04-15	1	-2/+2
\| \|\
\| \| *	README: fix some incorrect quoting.	whitequark	2019-04-15	1	-2/+2
\| \|/
* \|	Forgot backslashes	Eddie Hung	2019-04-12	1	-1/+1
* \|	Handle __dummy_o__ and __const[01]__ in read_aiger not abc	Eddie Hung	2019-04-12	2	-18/+8
* \|	abc to ignore __dummy_o__ and __const[01]__ when re-integrating	Eddie Hung	2019-04-12	1	-6/+20
* \|	Output __const0__ and __const1__ CIs	Eddie Hung	2019-04-12	1	-7/+10
* \|	Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig	Eddie Hung	2019-04-12	1	-12/+32
\|\ \
\| * \|	Fix inout handling for -map option	Eddie Hung	2019-04-12	1	-10/+30
* \| \|	Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig	Eddie Hung	2019-04-12	0	-0/+0
\|\\| \|
\| * \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-04-12	7	-50/+76
\| \|\\|
* \| \|	Use -map instead of -symbols for aiger	Eddie Hung	2019-04-12	1	-2/+3
* \| \|	ci_bits and co_bits now a list, order is important for ABC	Eddie Hung	2019-04-12	1	-24/+34
* \| \|	Also cope with duplicated CIs	Eddie Hung	2019-04-12	1	-5/+23
* \| \|	WIP	Eddie Hung	2019-04-12	1	-14/+68
* \| \|	Comment out	Eddie Hung	2019-04-12	1	-1/+1
* \| \|	Add support for synth_xilinx -abc9 and ignore abc9 -dress opt	Eddie Hung	2019-04-12	2	-1/+14
* \| \|	Cope with an output having same name as an input (i.e. CO)	Eddie Hung	2019-04-12	1	-5/+23
* \| \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-04-12	7	-50/+76
\|\ \ \ \| \|/ / \|/\| / \| \|/
\| *	Merge pull request #928 from litghost/add_xc7_sim_models	Eddie Hung	2019-04-12	3	-41/+60
\| \|\
\| \| *	Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.	Keith Rothman	2019-04-12	3	-52/+14
\| \| *	Fix LUT6_2 definition.	Keith Rothman	2019-04-09	1	-3/+3
\| \| *	Add additional cells sim models for core 7-series primatives.	Keith Rothman	2019-04-09	1	-0/+57
\| * \|	Merge pull request #933 from dh73/master	Clifford Wolf	2019-04-12	1	-3/+9
\| \|\ \
\| \| * \|	Fixing issues in CycloneV cell sim	Diego	2019-04-11	1	-3/+9
\| \| \|/
\| * \|	Merge pull request #932 from YosysHQ/eddie/fixdlatch	Clifford Wolf	2019-04-12	2	-3/+4
\| \|\ \ \| \| \|/ \| \|/\|
\| \| *	Add default entry to testcase	Eddie Hung	2019-04-11	1	-2/+3
\| \| *	Recognise default entry in case even if all cases covered (#931)	Eddie Hung	2019-04-11	1	-1/+1
\| \|/
\| *	Fix a few typos	Eddie Hung	2019-04-08	1	-3/+3
* \|	Add non-input bits driven by unrecognised cells as ci_bits	Eddie Hung	2019-04-10	1	-1/+1
* \|	parse_aiger() to rename all $lut cells after "clean"	Eddie Hung	2019-04-10	1	-24/+21
* \|	More space fixing	Eddie Hung	2019-04-08	1	-2/+2
* \|	Fix spacing	Eddie Hung	2019-04-08	1	-29/+29
* \|	Merge branch 'master' into xaig	Eddie Hung	2019-04-08	115	-710/+5842
\|\\|
\| *	Merge pull request #919 from YosysHQ/multiport_transp	Clifford Wolf	2019-04-08	1	-1/+2
\| \|\
\| \| *	memory_bram: Fix multiport make_transp	David Shah	2019-04-07	1	-1/+2
\| \|/
\| *	Add "read_ilang -lib"	Clifford Wolf	2019-04-05	5	-3/+39
\| *	Added missing argument checking to "mutate" command	Clifford Wolf	2019-04-04	1	-0/+32
\| *	Merge pull request #913 from smunaut/fix_proc_mux	Eddie Hung	2019-04-03	1	-1/+1
\| \|\
\| \| *	proc_mux: Fix crash when trying to optimize non-existant mux to shiftx	Sylvain Munaut	2019-04-03	1	-1/+1
\| \|/
\| *	Merge pull request #912 from YosysHQ/bram_addr_en	Clifford Wolf	2019-04-03	1	-0/+2
\| \|\
\| \| *	memory_bram: Consider read enable for address expansion register	David Shah	2019-04-02	1	-0/+2
\| * \|	Merge pull request #910 from ucb-bar/memupdates	Clifford Wolf	2019-04-03	1	-30/+173
\| \|\ \ \| \| \|/ \| \|/\|
\| \| *	Refine memory support to deal with general Verilog memory definitions.	Jim Lawson	2019-04-01	1	-30/+173
\| * \|	Merge pull request #895 from YosysHQ/pmux2shiftx	Eddie Hung	2019-04-02	1	-0/+28
\| \|\ \ \| \| \|/ \| \|/\|
\| \| *	Create one $shiftx per bit in width	Eddie Hung	2019-03-25	1	-10/+17
\| \| *	Add a pmux-to-shiftx optimisation to proc_mux	Eddie Hung	2019-03-23	1	-0/+21
\| * \|	Merge pull request #907 from YosysHQ/clifford/fix906	Clifford Wolf	2019-03-30	1	-0/+2
\| \|\ \
\| \| * \|	Build Verilog parser with -DYYMAXDEPTH=100000, fixes #906	Clifford Wolf	2019-03-29	1	-0/+2
\| \|/ /
\| * \|	Merge pull request #901 from trcwm/libertyfixes	Clifford Wolf	2019-03-28	4	-9/+151
\| \|\ \
\| \| * \|	Liberty file parser now accepts superfluous ;	Niels Moseley	2019-03-27	1	-1/+1