Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | | | | Merge pull request #766 from Icenowy/anlogic-latches | Clifford Wolf | 2018-12-31 | 1 | -0/+12 | |
|\ \ \ \ | ||||||
| * | | | | anlogic: add latch cells | Icenowy Zheng | 2018-12-25 | 1 | -0/+12 | |
| | |/ / | |/| | | ||||||
* | | | | Fix 7 instances of add_share_file to add_gen_share_file | Larry Doolittle | 2018-12-29 | 1 | -8/+8 | |
* | | | | Squelch a little more trailing whitespace | Larry Doolittle | 2018-12-29 | 2 | -4/+4 | |
* | | | | Merge pull request #761 from whitequark/proc_clean_partial | Clifford Wolf | 2018-12-23 | 3 | -10/+42 | |
|\ \ \ \ | ||||||
| * | | | | proc_clean: remove any empty cases if all cases use all-def compare. | whitequark | 2018-12-23 | 3 | -6/+42 | |
| * | | | | proc_clean: remove any empty cases at the end of the switch. | whitequark | 2018-12-22 | 1 | -7/+3 | |
* | | | | | Add "read_ilang -[no]overwrite" | Clifford Wolf | 2018-12-23 | 3 | -4/+54 | |
* | | | | | Merge branch 'master' of github.com:YosysHQ/yosys | Clifford Wolf | 2018-12-23 | 7 | -22/+58 | |
|\ \ \ \ \ | ||||||
| * \ \ \ \ | Merge pull request #757 from whitequark/manual_mem | Clifford Wolf | 2018-12-22 | 2 | -10/+37 | |
| |\ \ \ \ \ | | |/ / / / | |/| | | | | ||||||
| | * | | | | manual: make description of $meminit ports match reality. | whitequark | 2018-12-21 | 1 | -3/+15 | |
| | * | | | | manual: fix typos. | whitequark | 2018-12-20 | 1 | -2/+2 | |
| | * | | | | manual: document $meminit cell and memory_* passes. | whitequark | 2018-12-20 | 2 | -8/+23 | |
| * | | | | | Merge pull request #758 from whitequark/tcl_script_args | Clifford Wolf | 2018-12-21 | 1 | -7/+18 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | tcl: add support for passing arguments to scripts. | whitequark | 2018-12-20 | 1 | -7/+18 | |
| | | |/ / / | | |/| | | | ||||||
| * | | | | | Merge pull request #759 from whitequark/memory_collect_init_x | Clifford Wolf | 2018-12-21 | 1 | -3/+0 | |
| |\ \ \ \ \ | | |/ / / / | |/| | | | | ||||||
| | * | | | | memory_collect: do not truncate 'x from \INIT. | whitequark | 2018-12-21 | 1 | -3/+0 | |
| |/ / / / | ||||||
| * | | | | Merge pull request #752 from Icenowy/anlogic-lut-cost | Clifford Wolf | 2018-12-19 | 1 | -1/+1 | |
| |\ \ \ \ | ||||||
| | * | | | | Anlogic: let LUT5/6 have more cost than LUT4- | Icenowy Zheng | 2018-12-19 | 1 | -1/+1 | |
| | | |/ / | | |/| | | ||||||
| * | | | | Merge pull request #753 from Icenowy/anlogic-makefile-fix | Clifford Wolf | 2018-12-19 | 1 | -0/+1 | |
| |\ \ \ \ | ||||||
| | * | | | | anlogic: fix Makefile.inc | Icenowy Zheng | 2018-12-19 | 1 | -0/+1 | |
| | |/ / / | ||||||
| * | | | | Merge pull request #749 from Icenowy/anlogic-dram-fix | Clifford Wolf | 2018-12-19 | 1 | -1/+1 | |
| |\ \ \ \ | ||||||
| | * | | | | anlogic: fix dbits of Anlogic Eagle DRAM16X4 | Icenowy Zheng | 2018-12-18 | 1 | -1/+1 | |
| | |/ / / | ||||||
* | / / / | Minor style fixes | Clifford Wolf | 2018-12-18 | 2 | -1/+1 | |
|/ / / / | ||||||
* | | | | Merge pull request #748 from makaimann/add-btor-ops | Clifford Wolf | 2018-12-18 | 2 | -2/+38 | |
|\ \ \ \ | ||||||
| * | | | | Add btor ops for $mul, $div, $mod and $concat | makaimann | 2018-12-17 | 2 | -2/+38 | |
| |/ / / | ||||||
* | | | | Merge pull request #751 from daveshah1/fix_589 | Clifford Wolf | 2018-12-18 | 1 | -1/+1 | |
|\ \ \ \ | ||||||
| * | | | | memory_dff: Fix typo when checking init value | David Shah | 2018-12-18 | 1 | -1/+1 | |
|/ / / / | ||||||
* | | | | Fix segfault in AST simplify | Clifford Wolf | 2018-12-18 | 1 | -0/+5 | |
* | | | | Improve src tagging (using names and attrs) of cells and wires in verific fro... | Clifford Wolf | 2018-12-18 | 2 | -99/+160 | |
|/ / / | ||||||
* | | | Merge pull request #746 from Icenowy/anlogic-dram | Clifford Wolf | 2018-12-17 | 5 | -1/+355 | |
|\ \ \ | |/ / |/| | | ||||||
| * | | anlogic: add support for Eagle Distributed RAM | Icenowy Zheng | 2018-12-17 | 4 | -1/+43 | |
| * | | Revert "Leave only real black box cells" | Icenowy Zheng | 2018-12-17 | 1 | -0/+312 | |
* | | | Merge pull request #742 from whitequark/changelog | Clifford Wolf | 2018-12-17 | 1 | -0/+7 | |
|\ \ \ | ||||||
| * | | | Update CHANGELOG. | whitequark | 2018-12-16 | 1 | -0/+7 | |
* | | | | Merge pull request #741 from whitequark/ilang_slice_sigspec | Clifford Wolf | 2018-12-17 | 1 | -10/+6 | |
|\ \ \ \ | ||||||
| * | | | | read_ilang: allow slicing sigspecs. | whitequark | 2018-12-16 | 1 | -10/+6 | |
| |/ / / | ||||||
* | | | | Merge pull request #744 from whitequark/write_verilog_$shift | Clifford Wolf | 2018-12-17 | 1 | -0/+29 | |
|\ \ \ \ | |_|/ / |/| | | | ||||||
| * | | | write_verilog: handle the $shift cell. | whitequark | 2018-12-16 | 1 | -0/+29 | |
| |/ / | ||||||
* | | | Merge pull request #745 from YosysHQ/revert-714-abc_preserve_naming | Clifford Wolf | 2018-12-16 | 1 | -51/+29 | |
|\ \ \ | |/ / |/| | | ||||||
| * | | Revert "Proof-of-concept: preserve naming through ABC using dress" | Clifford Wolf | 2018-12-16 | 1 | -51/+29 | |
|/ / | ||||||
* | | Merge pull request #736 from whitequark/select_assert_list | Clifford Wolf | 2018-12-16 | 2 | -9/+51 | |
|\ \ | ||||||
| * | | select: print selection if a -assert-* flag causes an error. | whitequark | 2018-12-16 | 1 | -8/+50 | |
| * | | write_verilog: add a missing newline. | whitequark | 2018-12-16 | 1 | -1/+1 | |
* | | | Rename "fine:" label to "map:" in "synth_ice40" | Clifford Wolf | 2018-12-16 | 1 | -1/+1 | |
* | | | Merge pull request #704 from webhat/feature/fix-awk | Clifford Wolf | 2018-12-16 | 1 | -2/+3 | |
|\ \ \ | ||||||
| * | | | Using awk rather than gawk | Daniƫl W. Crompton | 2018-11-19 | 1 | -2/+3 | |
* | | | | Merge pull request #738 from smunaut/issue_737 | Clifford Wolf | 2018-12-16 | 1 | -19/+29 | |
|\ \ \ \ | ||||||
| * | | | | verilog_parser: Properly handle recursion when processing attributes | Sylvain Munaut | 2018-12-14 | 1 | -19/+29 | |
* | | | | | Merge pull request #735 from daveshah1/trifixes | Clifford Wolf | 2018-12-16 | 1 | -3/+4 | |
|\ \ \ \ \ |