Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Handle more wide case selector types | Miodrag Milanovic | 2023-02-27 | 1 | -14/+42 |
* | Bump version | github-actions[bot] | 2023-02-24 | 1 | -1/+1 |
* | Merge pull request #3685 from YosysHQ/update-abc | Catherine | 2023-02-23 | 1 | -1/+1 |
|\ | |||||
| * | Update abc. | Catherine | 2023-02-23 | 1 | -1/+1 |
|/ | |||||
* | Bump version | github-actions[bot] | 2023-02-21 | 1 | -1/+1 |
* | Merge pull request #3403 from KrystalDelusion/mem-tests | N. Engelhardt | 2023-02-20 | 26 | -14/+1696 |
|\ | |||||
| * | Genericising bug1836.ys | KrystalDelusion | 2023-02-21 | 1 | -20/+12 |
| * | bug3205.ys removed | KrystalDelusion | 2023-02-21 | 1 | -57/+0 |
| * | Removing extra `default_nettype` lines | KrystalDelusion | 2023-02-21 | 1 | -2/+0 |
| * | Fix for sync_ram_sdp not being final module | KrystalDelusion | 2023-02-21 | 1 | -1/+1 |
| * | More tests in memlib/generate.py | KrystalDelusion | 2023-02-21 | 13 | -12/+1180 |
| * | Tests for ram_style = "huge" | KrystalDelusion | 2023-02-21 | 4 | -0/+219 |
| * | Testing TDP synth mapping | KrystalDelusion | 2023-02-21 | 3 | -0/+49 |
| * | Asymmetric port ram tests with Xilinx | KrystalDelusion | 2023-02-21 | 3 | -0/+193 |
| * | Addings tests for #1836 and #3205 | KrystalDelusion | 2023-02-21 | 3 | -0/+120 |
|/ | |||||
* | Bump version | github-actions[bot] | 2023-02-18 | 1 | -1/+1 |
* | Merge pull request #3681 from keszocze/keszocze-patch-dsp48e1-init-dreg | N. Engelhardt | 2023-02-17 | 1 | -1/+1 |
|\ | |||||
| * | Check DREG attribute | Oliver Keszöcze | 2023-02-17 | 1 | -1/+1 |
|/ | |||||
* | Bump version | github-actions[bot] | 2023-02-17 | 1 | -1/+1 |
* | fabulous: Add CLK to BRAM interface primitives | gatecat | 2023-02-16 | 1 | -3/+3 |
* | Bump version | github-actions[bot] | 2023-02-16 | 1 | -1/+1 |
* | Merge pull request #3672 from jix/yw-cosim-hierarchy-fixes | Jannis Harder | 2023-02-15 | 1 | -1/+25 |
|\ | |||||
| * | sim: For yw cosim, drive parent module's signals for input ports | Jannis Harder | 2023-02-13 | 1 | -1/+25 |
* | | Merge pull request #3675 from daglem/struct-item-queries | Jannis Harder | 2023-02-15 | 2 | -12/+161 |
|\ \ | |||||
| * | | Corrected tests for data and array queries on struct/union item expressions | Dag Lem | 2023-02-15 | 1 | -80/+85 |
| * | | Support for data and array queries on struct/union item expressions | Dag Lem | 2023-02-15 | 2 | -12/+156 |
* | | | Merge pull request #3671 from zachjs/master | Jannis Harder | 2023-02-15 | 2 | -0/+16 |
|\ \ \ | |/ / |/| | | |||||
| * | | Add test for typenames using constants shadowed later on | Zachary Snow | 2023-02-12 | 2 | -0/+16 |
* | | | Merge pull request #3661 from daglem/struct-array-range-offset | Jannis Harder | 2023-02-15 | 2 | -22/+51 |
|\ \ \ | |||||
| * | | | Handle range offsets in packed arrays within packed structs | Dag Lem | 2023-02-05 | 2 | -22/+51 |
* | | | | Bump version | github-actions[bot] | 2023-02-15 | 1 | -1/+1 |
* | | | | Merge pull request #2995 from georgerennie/cover_precond | Jannis Harder | 2023-02-14 | 2 | -0/+44 |
|\ \ \ \ | |||||
| * | | | | chformal: Note about using -coverenable with the Verific frontend | Jannis Harder | 2023-02-14 | 1 | -0/+5 |
| * | | | | chformal: Rename -coverprecond to -coverenable | George Rennie | 2022-06-18 | 2 | -7/+7 |
| * | | | | chformal: Test -coverprecond and reuse the src attribute | Jannis Harder | 2022-06-18 | 2 | -2/+27 |
| * | | | | chformal: Add -coverprecond option | George Rennie | 2022-06-18 | 1 | -0/+14 |
* | | | | | Merge pull request #3126 from georgerennie/equiv_make_assertions | Jannis Harder | 2023-02-14 | 2 | -27/+97 |
|\ \ \ \ \ | |||||
| * | | | | | equiv_make: Add -make_assert option | George Rennie | 2022-06-24 | 2 | -27/+97 |
* | | | | | | gatemate: Update CC_PLL parameters | Patrick Urban | 2023-02-14 | 1 | -0/+3 |
* | | | | | | gatemate: Add CC_USR_RSTN primitive | Patrick Urban | 2023-02-14 | 1 | -0/+6 |
* | | | | | | gatemate: Ensure compatibility of LVDS ports with VHDL | Patrick Urban | 2023-02-14 | 1 | -12/+12 |
* | | | | | | Bump version | github-actions[bot] | 2023-02-14 | 1 | -1/+1 |
* | | | | | | Merge pull request #3669 from jix/fix-xprop-tests-yosys-call | Jannis Harder | 2023-02-13 | 3 | -52/+60 |
|\ \ \ \ \ \ | |||||
| * | | | | | | xprop tests: Make iverilog invocation more portable | Jannis Harder | 2023-02-13 | 1 | -3/+3 |
| * | | | | | | xprop: Test fixes and abort on test failure | Jannis Harder | 2023-02-13 | 2 | -3/+3 |
| * | | | | | | xprop: Smaller subset of tests to run by default | Jannis Harder | 2023-02-13 | 1 | -44/+53 |
| * | | | | | | verilog_backend: Do not run bwmuxmap even if in expr mode | Jannis Harder | 2023-02-13 | 1 | -1/+0 |
| * | | | | | | tests: Fix path of yosys invocation in xprop tests | Jannis Harder | 2023-02-10 | 1 | -1/+1 |
| | |_|_|_|/ | |/| | | | | |||||
* | | | | | | Bump version | github-actions[bot] | 2023-02-13 | 1 | -1/+1 |
* | | | | | | Resolve package types in interfaces (#3658) | Dag Lem | 2023-02-12 | 4 | -3/+34 |
| |_|_|_|/ |/| | | | |