aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Fix "opt_expr -fine" bug introduced in 213a89558Claire Wolf2020-05-011-7/+19
| | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
* Merge pull request #1997 from whitequark/document-ootbClaire Wolf2020-05-014-14/+29
|\ | | | | Explain how to do out-of-tree builds in README
| * README: explain how to do out-of-tree builds.whitequark2020-04-241-1/+8
| |
| * Fix out-of-tree builds configured as `SMALL := 1`.whitequark2020-04-241-11/+11
| |
| * gowin,ecp5: remove generated files in `make clean`.whitequark2020-04-242-2/+10
| |
* | Merge pull request #1981 from YosysHQ/claire/fix1837Claire Wolf2020-05-011-0/+4
|\ \ | | | | | | Clear current_scope when done with RTLIL generation
| * | Clear current_scope when done with RTLIL generation, fixes #1837Claire Wolf2020-04-221-0/+4
| | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
* | | Merge pull request #1999 from YosysHQ/eddie/verific_enum_againEddie Hung2020-04-302-30/+68
|\ \ \ | | | | | | | | verific: recover wiretype/enum attr as part of import_attributes()
| * | | verific: ignore anonymous enumsEddie Hung2020-04-301-1/+4
| | | |
| * | | verific: support VHDL enums tooEddie Hung2020-04-271-13/+43
| | | |
| * | | verific: recover wiretype/enum attr as part of import_attributes()Eddie Hung2020-04-272-6/+35
| | | |
| * | | Revert "verific: import enum attributes from verific"Eddie Hung2020-04-241-24/+0
| | | | | | | | | | | | | | | | This reverts commit 5028e17f7db11f901ce9e423dfe2c6f7e68259cc.
* | | | Merge pull request #2008 from whitequark/editorconfig-abcwhitequark2020-04-301-0/+5
|\ \ \ \ | | | | | | | | | | Fix .editorconfig to not break abc
| * | | | Fix .editorconfig to not break abc.whitequark2020-04-301-0/+5
| | |_|/ | |/| |
* | | | Merge pull request #1946 from YosysHQ/eddie/yosyshq_abcEddie Hung2020-04-273-6/+7
|\ \ \ \ | | | | | | | | | | abc: use YosysHQ/abc instead of upstream berkeley-abc/abc
| * | | | Update CHANGELOG and manual for departure from upstreamEddie Hung2020-04-272-4/+5
| | | | |
| * | | | abc: use YosysHQ/abc instead of upstream berkeley-abc/abcEddie Hung2020-04-271-2/+2
| | | | | | | | | | | | | | | | | | | | Enabling modifications
* | | | | Merge pull request #1992 from YosysHQ/eddie/bugpoint_helpEddie Hung2020-04-272-28/+49
|\ \ \ \ \ | |/ / / / |/| | | | bugpoint: improve help text
| * | | | bugpoint: improve messagingEddie Hung2020-04-241-7/+7
| | | | |
| * | | | bugpoint: (* keep *) to (* bugpoint_keep *); also apply to modules/cellsEddie Hung2020-04-242-5/+15
| | | | |
| * | | | bugpoint: skip ports with (* keep *) on; add headerEddie Hung2020-04-241-9/+18
| | | | |
| * | | | bugpoint: improve help textEddie Hung2020-04-231-11/+13
| | | | |
* | | | | Merge pull request #2002 from YosysHQ/dave/cxxrtl-widthwhitequark2020-04-251-1/+1
|\ \ \ \ \ | |_|/ / / |/| | | | cxxrtl: Round up constant width
| * | | | cxxrtl: Round up constant widthDavid Shah2020-04-251-1/+1
|/ / / / | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | Merge pull request #1998 from whitequark/cxxrtl-fixeswhitequark2020-04-241-49/+50
|\ \ \ \ | | | | | | | | | | cxxrtl: fix attribute syntax, minor fixes
| * | | | cxxrtl: use `cxxrtl_` prefix rather than `cxxrtl.`whitequark2020-04-241-45/+45
| | | | | | | | | | | | | | | | | | | | | | | | | The former prefix does not need to be escaped in Verilog, unlike the latter, and the Yosys convention is to use the former.
| * | | | cxxrtl: improve printing of narrow memories.whitequark2020-04-241-3/+4
| | | | |
| * | | | cxxrtl: fix handling of parametric modules with large parameters.whitequark2020-04-241-1/+1
| | | | | | | | | | | | | | | | | | | | These have a `$paramod$` prefix, not `$paramod\\`.
* | | | | Merge pull request #1995 from YosysHQ/eddie/fix_verific_wiretypeClaire Wolf2020-04-242-2/+7
|\ \ \ \ \ | | |_|/ / | |/| | | verific: do not assert if wire not found; warn instead
| * | | | verific: do not assert if wire not found; warn insteadEddie Hung2020-04-232-2/+7
| | |/ / | |/| |
* / | | intel_alm: cleanup duplicationDan Ravensloft2020-04-245-113/+64
|/ / /
* | | Merge pull request #1974 from YosysHQ/eddie/abc9_disable_mfsEddie Hung2020-04-231-2/+17
|\ \ \ | | | | | | | | abc9: tolerate &mfs failure by writing output file before calling it (and using that if it fails)
| * | | abc9: tolerate ABC nonzero exit code if output.aig; write before &mfsEddie Hung2020-04-203-6/+13
| | | | | | | | | | | | | | | | | | | | Re-enable mfs for xilinx/ecp5 speculatively -- if it fails, use pre-mfs result
| * | | xilinx/ecp5: disable abc9's "&mfs" optimisationEddie Hung2020-04-203-0/+8
| | | | | | | | | | | | | | | | Can sometimes fire an assertion, e.g. #1962
* | | | Merge pull request #1989 from boqwxp/qbfsat_anyconst_sourcelocsClaire Wolf2020-04-231-5/+2
|\ \ \ \ | | | | | | | | | | qbfsat: Make hole name recovery from source locations more robust.
| * | | | qbfsat: Make hole name recovery more robust. Allow multiple cell types to ↵Alberto Gonzalez2020-04-231-5/+2
| | | | | | | | | | | | | | | | | | | | share the same source location as long as only one `$anyconst` or `$anyseq` has that location.
* | | | | Merge pull request #1988 from boqwxp/qbfsatClaire Wolf2020-04-231-6/+22
|\ \ \ \ \ | | | | | | | | | | | | qbfsat: Add `-assume-negative-polarity` option.
| * | | | | qbfsat: Add `-assume-negative-polarity` option.Alberto Gonzalez2020-04-231-6/+22
| |/ / / /
* | | | | Merge pull request #1986 from YosysHQ/eddie/verific_enumClaire Wolf2020-04-231-0/+20
|\ \ \ \ \ | | | | | | | | | | | | verific: import enum attributes from verific
| * | | | | verific: import enum attributes from verificEddie Hung2020-04-221-0/+20
| | | | | |
* | | | | | intel_alm: work around a Quartus ICEDan Ravensloft2020-04-232-0/+22
| | | | | |
* | | | | | Merge pull request #1984 from YosysHQ/eddie/getParam_exceptionEddie Hung2020-04-227-21/+34
|\ \ \ \ \ \ | |_|/ / / / |/| | | | | kernel: Cell::getParam() to throw exception again if not found
| * | | | | ecp5: ecp5_gsr to skip cells that don't have GSR parameter againEddie Hung2020-04-221-1/+1
| | | | | |
| * | | | | tests: read +/xilinx/cell_sim.v before xilinx_dsp testEddie Hung2020-04-221-0/+1
| | | | | |
| * | | | | xilinx: xilinx_dsp_cascade to check CREG for DSP48E1 onlyEddie Hung2020-04-221-1/+1
| | | | | |
| * | | | | test: ice40_dsp test to read +/ice40/cells_sim.v for default paramsEddie Hung2020-04-221-0/+1
| | | | | |
| * | | | | xilinx: improve xilinx_dffopt messageEddie Hung2020-04-221-3/+6
| | | | | |
| * | | | | xilinx: xilinx_dffopt to read cells_sim.v; fix testEddie Hung2020-04-221-13/+22
| | | | | |
| * | | | | kernel: Cell::getParam() to throw exception again if not foundEddie Hung2020-04-221-3/+2
|/ / / / / | | | | | | | | | | | | | | | As it did before #1945
* | | | | Merge pull request #1949 from YosysHQ/eddie/select_blackboxEddie Hung2020-04-222-9/+54
|\ \ \ \ \ | |/ / / / |/| | | | select: do not select inside black-/white- boxes unless '=' prefix used
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-23 19:11:45 +0000