iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Improved opt_share for reduce cells	Clifford Wolf	2013-03-29	3	-3/+32
\|
*	Improved opt_share for commutative standard cells	Clifford Wolf	2013-03-29	1	-1/+28
\|
*	Added EXTRA_TARGETS Makefile variable	Clifford Wolf	2013-03-28	2	-2/+3
\|
*	Improved Makefile: Added ENABLE_* switches	Clifford Wolf	2013-03-28	1	-8/+24
\|
*	Implemented TCL support (only via -c option at the moment)	Clifford Wolf	2013-03-28	5	-9/+83
\|
*	Improved subcircuit verbose output (added portmapper results)	Clifford Wolf	2013-03-28	1	-0/+15
\|
*	Fixed svgviewer hacks for builtin files	Clifford Wolf	2013-03-28	1	-8/+9
\|
*	Added proper TECHMAP_FAIL support and added support for the celltype ↵	Clifford Wolf	2013-03-28	1	-84/+129
\| \| \| \|	attribute in the map file
*	Implemented proper handling of stub placeholder modules	Clifford Wolf	2013-03-28	7	-16/+70
\|
*	Keep viewport transform stable on reload in yosys-svgviewer	Clifford Wolf	2013-03-27	2	-4/+8
\|
*	Added check: only one module for "show" unless format is "ps"	Clifford Wolf	2013-03-27	1	-0/+9
\|
*	Now using SVG and yosys-svgviewer per default in show command	Clifford Wolf	2013-03-27	4	-16/+67
\|
*	Added yosys-svgviewer to build system and renamed filterlib to yosys-filterlib	Clifford Wolf	2013-03-27	4	-5/+18
\|
*	Imported svgviewer from qt4.8	Clifford Wolf	2013-03-27	11	-0/+994
\| \| \| \| \|	This is from commit 543486a41963f8d20d9771d2107cdd5a22894bdb in the Qt git repository: git://gitorious.org/qt/qt.git
*	Create nice errors when calling RTLIL::Module::derive() of base class	Clifford Wolf	2013-03-26	1	-3/+3
\|
*	Collect parameters in hierarchy -generate (and do nothing with them)	Clifford Wolf	2013-03-26	1	-1/+8
\|
*	Tiny bugfix in simlib.v	Clifford Wolf	2013-03-26	1	-1/+0
\|
*	Improvements and bugfixes for generate blocks with local signals	Clifford Wolf	2013-03-26	2	-4/+2
\|
*	Fixed handling of unconditional generate blocks	Clifford Wolf	2013-03-26	2	-1/+19
\|
*	Added nosync attribute and some async reset related fixes	Clifford Wolf	2013-03-25	5	-34/+27
\|
*	Improved verbose output of subcircuit	Clifford Wolf	2013-03-25	1	-1/+11
\|
*	Improved method for finding fsm_expand candidates	Clifford Wolf	2013-03-25	1	-5/+7
\|
*	Added hierarchy -generate command for generating skeletton modules	Clifford Wolf	2013-03-25	2	-4/+172
\|
*	Changed fsm_expand to merge multiplexers more aggressively	Clifford Wolf	2013-03-24	1	-1/+4
\|
*	Renamed hansimem.v test case to mem_arst.v	Clifford Wolf	2013-03-24	1	-1/+0
\|
*	Fixed handling of show -viewer	Clifford Wolf	2013-03-24	1	-1/+1
\|
*	Fixed handling of internal signals in show command	Clifford Wolf	2013-03-24	1	-2/+2
\|
*	Improved show -colors color assignments	Clifford Wolf	2013-03-24	1	-2/+3
\|
*	Added show -strech and renamed -widthlabels to -width	Clifford Wolf	2013-03-24	1	-6/+36
\|
*	Added -widthlabels options to chow command	Clifford Wolf	2013-03-24	1	-31/+67
\|
*	Added -notypes option to intersynth backend	Clifford Wolf	2013-03-24	1	-7/+18
\|
*	Reorganized TODOs	Clifford Wolf	2013-03-24	1	-24/+13
\|
*	Added mem2reg option to verilog frontend	Clifford Wolf	2013-03-24	5	-11/+31
\|
*	Fixed stdcells.v for $adff with undef reset value	Clifford Wolf	2013-03-24	1	-63/+68
\|
*	Another fix in mem2reg ast simplify logic	Clifford Wolf	2013-03-24	1	-1/+3
\|
*	Added -colors option to show command	Clifford Wolf	2013-03-24	1	-8/+35
\|
*	Added hansimem testcase (memory with async reset)	Clifford Wolf	2013-03-24	1	-0/+44
\|
*	Improved mem2reg handling in ast simplifier	Clifford Wolf	2013-03-24	2	-5/+35
\|
*	Fixed gcc build (intersynth backend)	Clifford Wolf	2013-03-23	1	-14/+14
\|
*	Tiny fixes to verilog parser	Clifford Wolf	2013-03-23	2	-1/+9
\|
*	Various improvements in intersynth backend	Clifford Wolf	2013-03-23	1	-9/+56
\|
*	Added intersynth backend	Clifford Wolf	2013-03-23	2	-0/+141
\|
*	Added help -write-tex-command-reference-manual option	Clifford Wolf	2013-03-21	1	-0/+38
\|
*	Added eclipse CDT project files to .gitignore	Clifford Wolf	2013-03-21	1	-0/+2
\|
*	Added -S option for simple synthesis to gate logic	Clifford Wolf	2013-03-21	1	-2/+17
\|
*	Avoid verilog-2k in verilog backend	Clifford Wolf	2013-03-21	1	-0/+17
\|
*	Disabled the per-default dumping of ILANG code	Clifford Wolf	2013-03-21	1	-1/+6
\|
*	Added -nomap option to memory pass	Clifford Wolf	2013-03-21	1	-5/+19
\|
*	Merge branch 'hansiglaser-master'	Clifford Wolf	2013-03-19	3	-10/+57
\|\
\| *	added optimizations for single-bit $eq/$ne with constant input to opt_const	Clifford Wolf	2013-03-19	1	-0/+25
\| \|