| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add abc_arrival to SRL* | Eddie Hung | 2019-08-21 | 1 | -3/+5 |
| * | Fix omode which inserts an output if none exists (otherwise abc9 breaks) | Eddie Hung | 2019-08-20 | 1 | -7/+8 |
| * | Revert "Only xaig if GetSize(output_bits) > 0" | Eddie Hung | 2019-08-20 | 1 | -149/+147 |
| * | Only xaig if GetSize(output_bits) > 0 | Eddie Hung | 2019-08-20 | 1 | -147/+149 |
| * | Oops | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
| * | Merge branch 'eddie/fix_techmap' into xaig_arrival | Eddie Hung | 2019-08-20 | 4 | -1/+16 |
| |\ | |||||
| | * | Grammar | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
| | * | Add test | Eddie Hung | 2019-08-20 | 3 | -0/+15 |
| | * | techmap -max_iter to apply to each module individually | Eddie Hung | 2019-08-20 | 1 | -4/+6 |
| * | | techmap -max_iter to apply to each module individually | Eddie Hung | 2019-08-20 | 1 | -4/+6 |
| * | | xilinx to use abc_map.v with -max_iter 1 | Eddie Hung | 2019-08-20 | 6 | -171/+26 |
| * | | ecp5: remove DPR16X4 from abc_unmap.v | Eddie Hung | 2019-08-20 | 1 | -20/+0 |
| * | | ecp5 to use -max_iter 1 | Eddie Hung | 2019-08-20 | 3 | -4/+3 |
| * | | ecp5 to use abc_map.v and _unmap.v | Eddie Hung | 2019-08-20 | 7 | -14/+89 |
| * | | Add (* abc_arrival=<int> *) doc | Eddie Hung | 2019-08-20 | 1 | -0/+5 |
| * | | Add reference to FD* timing | Eddie Hung | 2019-08-20 | 1 | -0/+2 |
| * | | Remove sequential extension | Eddie Hung | 2019-08-20 | 9 | -730/+68 |
| * | | Remove SRL* delays from cells_sim.v | Eddie Hung | 2019-08-20 | 1 | -5/+3 |
| * | | retime_mode -> dff_mode | Eddie Hung | 2019-08-20 | 1 | -7/+7 |
| * | | LUTMUX -> LUTMUX6 | Eddie Hung | 2019-08-20 | 1 | -2/+2 |
| * | | Cleanup techmap in map_luts | Eddie Hung | 2019-08-20 | 1 | -3/+5 |
| * | | Move `techmap abc_map.v` into map_luts | Eddie Hung | 2019-08-20 | 1 | -1/+2 |
| * | | Remove delays from abc_map.v | Eddie Hung | 2019-08-20 | 1 | -5/+2 |
| * | | Typo | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
| * | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-08-20 | 5 | -16/+23 |
| |\| | |||||
| | * | Merge pull request #1209 from YosysHQ/eddie/synth_xilinx | Eddie Hung | 2019-08-20 | 5 | -16/+23 |
| | |\ | |||||
| | | * | Merge remote-tracking branch 'origin/master' into eddie/synth_xilinx | Eddie Hung | 2019-08-20 | 191 | -4502/+7003 |
| | | |\ | |||||
| | | * | | Bump abc to fix &mfs bug | Eddie Hung | 2019-07-25 | 1 | -1/+1 |
| | | * | | Update changelog | Eddie Hung | 2019-07-22 | 1 | -3/+4 |
| | | * | | Update Makefile too | Eddie Hung | 2019-07-18 | 1 | -2/+2 |
| | | * | | Add CHANGELOG entry | Eddie Hung | 2019-07-18 | 1 | -0/+3 |
| | | * | | Work in progress for renaming labels/options in synth_xilinx | Eddie Hung | 2019-07-18 | 3 | -14/+17 |
| * | | | | Do not sigmap! | Eddie Hung | 2019-08-20 | 1 | -2/+2 |
| * | | | | Deprecate `abc_scc_break` attribute | Eddie Hung | 2019-08-20 | 1 | -8/+0 |
| * | | | | Wrap SRL{16,32} too | Eddie Hung | 2019-08-20 | 3 | -7/+98 |
| * | | | | Wrap LUTRAMs in order to capture comb/seq behaviour | Eddie Hung | 2019-08-20 | 5 | -36/+200 |
| * | | | | Minor refactor | Eddie Hung | 2019-08-20 | 1 | -7/+6 |
| * | | | | Add LUTRAM delays | Eddie Hung | 2019-08-20 | 1 | -3/+6 |
| * | | | | Fix use of {CLK,EN}_POLARITY, also add a FIXME | Eddie Hung | 2019-08-20 | 1 | -65/+13 |
| * | | | | Remove mapping rules | Eddie Hung | 2019-08-20 | 1 | -33/+0 |
| * | | | | Remove -icells | Eddie Hung | 2019-08-20 | 1 | -2/+2 |
| * | | | | Use abc_{map,unmap,model}.v | Eddie Hung | 2019-08-20 | 8 | -141/+334 |
| * | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-08-20 | 24 | -112/+857 |
| |\| | | | |||||
| | * | | | Merge pull request #1304 from YosysHQ/eddie/abc9_refactor | Eddie Hung | 2019-08-20 | 6 | -104/+138 |
| | |\ \ \ | |||||
| | | * | | | Clarify with 'only' | Eddie Hung | 2019-08-19 | 1 | -1/+1 |
| | | * | | | Update doc | Eddie Hung | 2019-08-19 | 1 | -3/+4 |
| | | * | | | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithro | Eddie Hung | 2019-08-19 | 4 | -12/+12 |
| | * | | | | Merge pull request #1298 from YosysHQ/clifford/pmgen | Clifford Wolf | 2019-08-20 | 12 | -93/+790 |
| | |\ \ \ \ | |||||
| | | * \ \ \ | Merge branch 'master' into clifford/pmgen | Clifford Wolf | 2019-08-20 | 13 | -39/+85 |
| | | |\ \ \ \ | | |/ / / / | |/| | | | | |||||
| | * | | | | | Add test case for real parameters | Clifford Wolf | 2019-08-20 | 1 | -1/+10 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |