aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-271-7/+10
|\
| * Add warning if synth_xilinx -abc9 with family != xc7Eddie Hung2019-06-271-0/+2
| |
| * Remove unneeded includeEddie Hung2019-06-271-3/+0
| |
| * Merge origin/masterEddie Hung2019-06-2710-65/+480
| |
* | Merge remote-tracking branch 'origin/clifford/fix1132' into xc7muxEddie Hung2019-06-271-6/+25
|\ \
| * | Copy tests from eddie/fix1132Eddie Hung2019-06-271-0/+320
| | |
| * | Fix handling of partial covers in muxcover, fixes #1132Clifford Wolf2019-06-271-6/+25
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Revert muxcover.cc to masterEddie Hung2019-06-271-35/+17
| | |
* | | MUXF78 -> $__MUXF78 to indicate internalEddie Hung2019-06-261-1/+1
| | |
* | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-267-47/+56
|\ \ \ | | |/ | |/|
| * | Fix spacingEddie Hung2019-06-261-38/+38
| | |
| * | Improve debugging message for comb loopsEddie Hung2019-06-261-4/+6
| | |
| * | Add WE to ECP5 dist RAM's abc_scc_break tooEddie Hung2019-06-261-1/+1
| | |
| * | Update comment on boxesEddie Hung2019-06-262-4/+6
| | |
| * | Add "WE" to dist RAM's abc_scc_breakEddie Hung2019-06-261-3/+3
| | |
| * | Support more than one port in the abc_scc_break attrEddie Hung2019-06-261-38/+42
| | |
| * | Add write_xaiger into CHANGELOGEddie Hung2019-06-261-0/+1
| | |
| * | Merge branch 'koriakin/xc7nocarrymux' into xaigEddie Hung2019-06-260-0/+0
| |\ \
| | * | GrrrEddie Hung2019-06-261-2/+2
| | | |
* | | | synth_xilinx's muxcover call to be very conservative -- -nodecodeEddie Hung2019-06-261-1/+1
| | | |
* | | | Accidentally removed "simplemap $mux"Eddie Hung2019-06-261-0/+1
| | | |
* | | | Replace with <internal options>Eddie Hung2019-06-261-2/+2
| | | |
* | | | Rework help_mode for synth_xilinx -widemuxEddie Hung2019-06-261-22/+23
| | | |
* | | | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7muxEddie Hung2019-06-261-12/+11
|\ \ \ \
| * | | | Emprically (even if I don't fully understand it) this passes picorv32 tbEddie Hung2019-06-261-12/+11
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7muxEddie Hung2019-06-261-1/+1
|\| | | |
| * | | | Remove redundant check (done further down)Eddie Hung2019-06-261-1/+1
| | | | |
* | | | | Return to upstream synth_xilinx with opt -full and wreduceEddie Hung2019-06-261-19/+3
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7muxEddie Hung2019-06-261-1/+1
|\| | | |
| * | | | Restore sigmap wrapperEddie Hung2019-06-261-1/+1
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7muxEddie Hung2019-06-262-55/+210
|\| | | |
| * | | | Add more testsEddie Hung2019-06-261-0/+152
| | | | |
| * | | | muxcover to be undef-sensitive when computing decodersEddie Hung2019-06-261-21/+40
| | | | |
| * | | | Revert "Rework muxcover decoder gen if more significant muxes are 1'bx"Eddie Hung2019-06-261-55/+39
| | | | | | | | | | | | | | | | | | | | This reverts commit b2b5cf78e21def63c54c080217d77afefba8e4c7.
| * | | | Let's not go crazy: use nonzero costsEddie Hung2019-06-261-6/+6
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7muxEddie Hung2019-06-269-91/+350
|\| | | |
| * | | | Rework muxcover decoder gen if more significant muxes are 1'bxEddie Hung2019-06-261-39/+55
| | | | |
| * | | | Add testsEddie Hung2019-06-261-0/+168
| | |_|/ | |/| |
| * | | Merge pull request #1137 from mmicko/cell_sim_fixClifford Wolf2019-06-262-14/+1
| |\ \ \ | | | | | | | | | | Simulation model verilog fix
| | * | | Simulation model verilog fixMiodrag Milanovic2019-06-262-14/+1
| |/ / /
| * | | Improve opt_clean handling of unused public wiresClifford Wolf2019-06-261-2/+2
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Improve BTOR2 handling of undriven wiresClifford Wolf2019-06-261-3/+27
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Fix segfault on failed VERILOG_FRONTEND::const2ast, closes #1131Clifford Wolf2019-06-261-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Do not clean up buffer cells with "keep" attribute, closes #1128Clifford Wolf2019-06-261-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Escape scope names starting with dollar sign in smtio.pyClifford Wolf2019-06-261-1/+4
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Add more ECP5 Diamond flip-flops.whitequark2019-06-262-30/+91
| | | | | | | | | | | | | | | | | | | | This includes all I/O registers, and a few more regular FFs where it was convenient.
* | | | Instead of blocking wreduce on $mux, use -keepdc instead #1132Eddie Hung2019-06-261-2/+2
| | | |
* | | | Do not call opt with -full before muxcoverEddie Hung2019-06-261-1/+1
| | | |
* | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-261-1/+1
|\ \ \ \ | | |/ / | |/| |
| * | | Remove unused varEddie Hung2019-06-261-1/+1
| | | |