aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | Merge branch 'master' of https://github.com/YosysHQ/yosys into feature/python...Benedikt Tutzer2019-04-3088-320/+2797
| | |\ \ \ \ \ \ | | | | |_|/ / / | | | |/| | | |
| | * | | | | | Cleaned up root directoryBenedikt Tutzer2019-04-303-4/+4
| * | | | | | | Include filename in "Executing Verilog-2005 frontend" message, fixes #959Clifford Wolf2019-04-301-2/+2
| * | | | | | | Fix performance bug in RTLIL::SigSpec::operator==(), fixes #970Clifford Wolf2019-04-301-1/+1
| | |/ / / / / | |/| | | | |
| * | | | | | Merge pull request #960 from YosysHQ/eddie/equiv_opt_undefClifford Wolf2019-04-291-3/+16
| |\ \ \ \ \ \
| | * | | | | | Add -undef option to equiv_opt, passed to equiv_inductEddie Hung2019-04-261-3/+16
| | | |_|/ / / | | |/| | | |
| * | | | | | Merge pull request #967 from olegendo/depfile_esc_spacesClifford Wolf2019-04-293-2/+17
| |\ \ \ \ \ \ | | |_|_|_|/ / | |/| | | | |
| | * | | | | fix codestyle formattingOleg Endo2019-04-293-14/+14
| | * | | | | escape spaces with backslash when writing dep fileOleg Endo2019-04-293-2/+17
| |/ / / / /
| * / / / / Where did this check come from!?!Eddie Hung2019-04-261-1/+0
| |/ / / /
| | | * | Refactor synth_xilinx to auto-generate docEddie Hung2019-04-261-153/+95
| | | * | Cleanup ice40Eddie Hung2019-04-261-4/+6
| | |/ / | |/| |
| * | | MisspellingEddie Hung2019-04-251-1/+1
| | |/ | |/|
| * | Merge pull request #957 from YosysHQ/oai4fixClifford Wolf2019-04-232-2/+2
| |\ \
| | * | Fixes for OAI4 cell implementationDavid Shah2019-04-232-2/+2
| * | | Format some names using inline codeEddie Hung2019-04-231-2/+2
| * | | Fix spellingEddie Hung2019-04-231-1/+1
| * | | Remove some left-over log_dump()Clifford Wolf2019-04-231-2/+0
| |/ /
| * | Merge pull request #914 from YosysHQ/xc7srlEddie Hung2019-04-228-41/+382
| |\ \
| | * | Update help messageEddie Hung2019-04-221-1/+1
| | * | Move 'shregmap -tech xilinx' into map_cellsEddie Hung2019-04-221-17/+20
| | * | Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-04-2239-71/+3146
| | |\ \
| | * | | Tidy up, fix for -nosrlEddie Hung2019-04-212-12/+16
| | * | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-211-2/+2
| | |\ \ \
| | * | | | Add commentsEddie Hung2019-04-211-0/+7
| | * | | | Use new pmux2shiftx from #944, remove my old attemptEddie Hung2019-04-214-137/+8
| | * | | | Merge remote-tracking branch 'origin/clifford/pmux2shiftx' into xc7srlEddie Hung2019-04-204-0/+894
| | |\ \ \ \
| | * \ \ \ \ Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-04-2027-55/+157
| | |\ \ \ \ \
| | * \ \ \ \ \ Merge remote-tracking branch 'origin/pmux2shiftx' into xc7srlEddie Hung2019-04-202-0/+82
| | |\ \ \ \ \ \
| | | * | | | | | Fix ordering of when to insert zero indexEddie Hung2019-04-111-2/+1
| | | * | | | | | More unusedEddie Hung2019-04-111-1/+0
| | | * | | | | | Remove unusedEddie Hung2019-04-111-1/+0
| | | * | | | | | FixesEddie Hung2019-04-111-20/+16
| | | * | | | | | WIPEddie Hung2019-04-112-0/+89
| | | * | | | | | Spelling fixesEddie Hung2019-04-111-2/+2
| | * | | | | | | Merge remote-tracking branch 'origin' into xc7srlEddie Hung2019-04-2015-104/+193
| | |\ \ \ \ \ \ \
| | * | | | | | | | $_XILINX_SHREG_ to preserve src attributeEddie Hung2019-04-081-0/+1
| | * | | | | | | | Update CHANGELOGEddie Hung2019-04-081-1/+1
| | * | | | | | | | Merge branch 'undo_pr895' into xc7srlEddie Hung2019-04-081-17/+3
| | |\ \ \ \ \ \ \ \
| | | * | | | | | | | Undo #895 by instead setting an attributeEddie Hung2019-04-081-17/+3
| | * | | | | | | | | Cope with undoing #895Eddie Hung2019-04-081-14/+26
| | * | | | | | | | | Revert "Remove handling for $pmux, since #895"Eddie Hung2019-04-081-0/+40
| | * | | | | | | | | Call shregmap twice -- once for variable, another for fixedEddie Hung2019-04-053-37/+31
| | * | | | | | | | | Merge branch 'eddie/fix_retime' into xc7srlEddie Hung2019-04-052-1/+7
| | |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | | Move dffinit til after abcEddie Hung2019-04-053-2/+2
| | * | | | | | | | | | Merge branch 'eddie/fix_retime' into xc7srlEddie Hung2019-04-0511-14/+85
| | |\ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | techmap inside map_cells stageEddie Hung2019-04-052-2/+1
| | * | | | | | | | | | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-041-0/+1
| | |\ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | Use soft-logic, not LUT3 instantiationEddie Hung2019-04-041-4/+2
| | * | | | | | | | | | | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-042-13/+13
| | |\ \ \ \ \ \ \ \ \ \ \ \