aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | | | | | | Merge pull request #822 from litghost/expand_setundefClifford Wolf2019-02-211-0/+29
| |\ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | Add -params mode to force undef parameters in selected cells.Keith Rothman2019-02-211-0/+29
| |/ / / / / / / / / / /
| * | | | | | | | | | | Merge pull request #818 from YosysHQ/clifford/dffsrfixClifford Wolf2019-02-211-6/+7
| |\ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ Merge pull request #786 from YosysHQ/pmgenClifford Wolf2019-02-2114-59/+1851
| |\ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | Fix typo in passes/pmgen/README.mdClifford Wolf2019-02-211-1/+1
| | * | | | | | | | | | | | Bugfix in ice40_dspClifford Wolf2019-02-213-22/+35
| | * | | | | | | | | | | | Add ice40 test_dsp_map test case generatorClifford Wolf2019-02-202-0/+99
| | * | | | | | | | | | | | Add "synth_ice40 -dsp"Clifford Wolf2019-02-202-7/+31
| | * | | | | | | | | | | | Add FF support to wreduceClifford Wolf2019-02-202-1/+73
| | * | | | | | | | | | | | Improve iCE40 SB_MAC16 modelClifford Wolf2019-02-205-121/+179
| | * | | | | | | | | | | | Detect and reject cases that do not map well to iCE40 DSPs (yet)Clifford Wolf2019-02-202-2/+17
| | * | | | | | | | | | | | Add first draft of functional SB_MAC16 modelClifford Wolf2019-02-194-53/+467
| | * | | | | | | | | | | | Add actual DSP inference to ice40_dsp passClifford Wolf2019-02-173-24/+214
| | * | | | | | | | | | | | Merge branch 'master' of github.com:YosysHQ/yosys into pmgenClifford Wolf2019-02-1728-199/+627
| | |\ \ \ \ \ \ \ \ \ \ \ \ | | | | |_|_|_|/ / / / / / / | | | |/| | | | | | | | | |
| | * | | | | | | | | | | | Progress in pmgenClifford Wolf2019-01-151-3/+11
| | * | | | | | | | | | | | Progress in pmgen, add pmgen READMEClifford Wolf2019-01-153-14/+260
| | * | | | | | | | | | | | Fix pmgen "reject" statementClifford Wolf2019-01-151-1/+1
| | * | | | | | | | | | | | Progress in pmgenClifford Wolf2019-01-153-36/+139
| | * | | | | | | | | | | | Progress in pmgenClifford Wolf2019-01-153-21/+157
| | * | | | | | | | | | | | Progress in pmgenClifford Wolf2019-01-155-8/+347
| | * | | | | | | | | | | | Add mockup .pmg (pattern matcher generator) fileClifford Wolf2019-01-151-0/+75
| * | | | | | | | | | | | | Merge pull request #821 from eddiehung/dff_initClifford Wolf2019-02-211-4/+2
| |\ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|_|_|/ / / | |/| | | | | | | | | | | |
| | * | | | | | | | | | | | Revert "Add -B option to autotest.sh to append to backend_opts"Eddie Hung2019-02-211-4/+2
* | | | | | | | | | | | | | tests/simple to also do LUT synthEddie Hung2019-02-211-0/+1
* | | | | | | | | | | | | | Working simple_abc9 testsEddie Hung2019-02-211-2/+2
* | | | | | | | | | | | | | abc9 to only disconnect output ports of AND and NOT gatesEddie Hung2019-02-211-2/+4
* | | | | | | | | | | | | | write_xaiger to use original bit for co, not sigmap()-ed bitEddie Hung2019-02-211-3/+6
* | | | | | | | | | | | | | Add abc9.v testcase to simple_abc9Eddie Hung2019-02-211-4/+46
* | | | | | | | | | | | | | Merge branch 'clifford/dffsrfix' of https://github.com/YosysHQ/yosys into xaigEddie Hung2019-02-212-27/+7
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|/ / / / / / / / / | |/| | | | | | | | | | | |
| * | | | | | | | | | | | | Fix opt_rmdff handling of $_DFFSR_???_ and $_DLATCHSR_???_, fixes #816Clifford Wolf2019-02-211-6/+7
| |/ / / / / / / / / / / /
| * | | | | / / / / / / / Merge pull request #817 from eddiehung/dff_initEddie Hung2019-02-201-21/+0
| |\| | | | | | | | | | | | | |_|_|_|/ / / / / / / | |/| | | | | | | | | |
| | * | | | | | | | | | Remove simple_defparam testsEddie Hung2019-02-201-21/+0
| | | |_|_|_|_|/ / / / | | |/| | | | | | | |
* | | | | | | | | | | ABC -> ABC9Eddie Hung2019-02-201-1/+1
* | | | | | | | | | | abc9 to disconnect mapped_mods POs correctly, and do not count $_NOT_Eddie Hung2019-02-201-21/+29
* | | | | | | | | | | read_aiger to not do -purge for cleanEddie Hung2019-02-201-1/+1
* | | | | | | | | | | lut/not/and suffix to be ${lut,not,and}Eddie Hung2019-02-202-17/+17
* | | | | | | | | | | simple_abc9 tests to now preserve memoriesEddie Hung2019-02-201-1/+1
* | | | | | | | | | | read_aiger to also rename 0 index lut when wideportsEddie Hung2019-02-201-2/+14
* | | | | | | | | | | Remove swap fileEddie Hung2019-02-201-0/+0
* | | | | | | | | | | write_aiger: fix CI/CO and symbolsEddie Hung2019-02-202-7/+13
* | | | | | | | | | | Move tests/techmap/abc9 to simple_abc9Eddie Hung2019-02-204-23/+0
* | | | | | | | | | | Add tests/simple_abc9Eddie Hung2019-02-201-0/+23
* | | | | | | | | | | abc9 to cope with multiple modulesEddie Hung2019-02-201-7/+11
* | | | | | | | | | | abc9 to use & syntax for -fast, and name fixesEddie Hung2019-02-201-5/+5
* | | | | | | | | | | read_aiger: new naming fixesEddie Hung2019-02-201-5/+5
* | | | | | | | | | | read_aiger to name wires with internal name, less likely to clashEddie Hung2019-02-201-18/+15
* | | | | | | | | | | write_xaiger to not write latches, CO/PO fixesEddie Hung2019-02-201-17/+26
* | | | | | | | | | | synth to take -abc9 argumentEddie Hung2019-02-201-5/+13
* | | | | | | | | | | abc9 to cope with indexed wires when creating $lut from $_NOT_Eddie Hung2019-02-191-1/+6
* | | | | | | | | | | Add a quick abc9 testEddie Hung2019-02-194-0/+29