aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* | | | | | | Add CLKPOL == 0Eddie Hung2019-08-211-0/+2
* | | | | | | Reject if not minlen from inside pattern matcherEddie Hung2019-08-212-8/+11
* | | | | | | Get wire via SigBitEddie Hung2019-08-211-4/+4
* | | | | | | Respect \keep on cells or wiresEddie Hung2019-08-211-2/+10
* | | | | | | Merge branch 'eddie/fix_mem2reg' into eddie/xilinx_srlEddie Hung2019-08-212-0/+17
|\ \ \ \ \ \ \ | | |/ / / / / | |/| | | | |
| * | | | | | mem2reg to preserve user attributes and srcEddie Hung2019-08-212-0/+17
| |/ / / / /
* | | | | | Add init supportEddie Hung2019-08-212-3/+12
* | | | | | Fix spacingEddie Hung2019-08-211-2/+2
* | | | | | Initial progress on xilinx_srlEddie Hung2019-08-213-0/+213
|/ / / / /
* | | | | Merge pull request #1314 from YosysHQ/eddie/fix_techmapClifford Wolf2019-08-214-4/+21
|\ \ \ \ \
| * | | | | GrammarEddie Hung2019-08-201-1/+1
| * | | | | Add testEddie Hung2019-08-203-0/+15
| * | | | | techmap -max_iter to apply to each module individuallyEddie Hung2019-08-201-4/+6
* | | | | | Missing newlineEddie Hung2019-08-201-1/+1
* | | | | | Fix copy-paste typoEddie Hung2019-08-201-1/+1
|/ / / / /
* | | | | Merge pull request #1209 from YosysHQ/eddie/synth_xilinxEddie Hung2019-08-205-16/+23
|\ \ \ \ \
| * \ \ \ \ Merge remote-tracking branch 'origin/master' into eddie/synth_xilinxEddie Hung2019-08-20191-4502/+7003
| |\ \ \ \ \
| * | | | | | Bump abc to fix &mfs bugEddie Hung2019-07-251-1/+1
| * | | | | | Update changelogEddie Hung2019-07-221-3/+4
| * | | | | | Update Makefile tooEddie Hung2019-07-181-2/+2
| * | | | | | Add CHANGELOG entryEddie Hung2019-07-181-0/+3
| * | | | | | Work in progress for renaming labels/options in synth_xilinxEddie Hung2019-07-183-14/+17
* | | | | | | Merge pull request #1304 from YosysHQ/eddie/abc9_refactorEddie Hung2019-08-206-104/+138
|\ \ \ \ \ \ \
| * | | | | | | Clarify with 'only'Eddie Hung2019-08-191-1/+1
| * | | | | | | Update docEddie Hung2019-08-191-3/+4
| * | | | | | | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-194-12/+12
| * | | | | | | Use ID()Eddie Hung2019-08-161-3/+3
| * | | | | | | Add doc for abc_* attributesEddie Hung2019-08-161-0/+16
| * | | | | | | Update abc_* attr in ecp5 and ice40Eddie Hung2019-08-162-11/+21
| * | | | | | | Compute abc_scc_break and move CI/CO outside of each abc9Eddie Hung2019-08-162-85/+80
| * | | | | | | Attach abc_scc_break, abc_carry_{in,out} attr to ports not modulesEddie Hung2019-08-161-8/+20
* | | | | | | | Merge pull request #1298 from YosysHQ/clifford/pmgenClifford Wolf2019-08-2012-93/+790
|\ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ Merge branch 'master' into clifford/pmgenClifford Wolf2019-08-2013-39/+85
| |\ \ \ \ \ \ \ \ | |/ / / / / / / / |/| | | | | | | |
* | | | | | | | | Add test case for real parametersClifford Wolf2019-08-201-1/+10
* | | | | | | | | Merge pull request #1308 from jakobwenzel/real_paramsClifford Wolf2019-08-201-1/+4
|\ \ \ \ \ \ \ \ \
| * | | | | | | | | handle real values when deriving ast modulesJakob Wenzel2019-08-191-1/+4
* | | | | | | | | | Merge pull request #1309 from whitequark/proc_clean-fix-1268whitequark2019-08-206-2/+37
|\ \ \ \ \ \ \ \ \ \ | |_|_|_|_|/ / / / / |/| | | | | | | | |
| * | | | | | | | | proc_clean: fix order of switch insertion.whitequark2019-08-196-2/+37
| |/ / / / / / / /
* | | | | | | | | Fix typoEddie Hung2019-08-191-1/+1
* | | | | | | | | Fix typoEddie Hung2019-08-191-1/+1
* | | | | | | | | ID({A,B,Y}) -> ID::{A,B,Y} for opt_share.ccEddie Hung2019-08-191-30/+30
|/ / / / / / / /
* | | | | | | | Merge pull request #1306 from mmicko/gitignore_fixClifford Wolf2019-08-191-2/+1
|\ \ \ \ \ \ \ \
| * | | | | | | | Ignore all generated headers for pmgen passMiodrag Milanovic2019-08-181-2/+1
| | |_|_|_|_|_|/ | |/| | | | | |
* | | | | | | | Add *.sv to tests/simple_abc9/.gitignoreClifford Wolf2019-08-191-0/+1
| | * | | | | | Merge branch 'master' of github.com:YosysHQ/yosys into clifford/pmgenClifford Wolf2019-08-19110-2078/+3173
| | |\ \ \ \ \ \ | |_|/ / / / / / |/| | | | | | |
* | | | | | | | Merge pull request #1305 from YosysHQ/clifford/testfastClifford Wolf2019-08-198-38/+48
|\ \ \ \ \ \ \ \ | |/ / / / / / / |/| | | | | | |
| * | | | | | | Merge remote-tracking branch 'origin/master' into clifford/testfastEddie Hung2019-08-1891-1110/+2215
| |\ \ \ \ \ \ \ | |/ / / / / / / |/| | | | | | |
* | | | | | | | Merge pull request #1290 from YosysHQ/eddie/pr1266_againwhitequark2019-08-1820-180/+180
|\ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ Merge branch 'master' into eddie/pr1266_againwhitequark2019-08-1890-3441/+4565
| |\ \ \ \ \ \ \ \ | |/ / / / / / / / |/| | | | | | | |
* | | | | | | | | Merge pull request #1283 from YosysHQ/clifford/fix1255Clifford Wolf2019-08-176-17/+15
|\ \ \ \ \ \ \ \ \