aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Add some more reserve calls to RTLIL::ConstNotAFile2022-03-251-0/+5
| | | | This results in a slight ~0.22% total speedup synthesizing vexriscv
* Merge pull request #3249 from YosysHQ/micko/no_startoffsetMiodrag Milanović2022-03-251-8/+17
|\ | | | | Add -no-startoffset option to write_aiger
| * Add -no-startoffset option to write_aigerMiodrag Milanovic2022-03-251-8/+17
|/
* Bump versiongithub-actions[bot]2022-03-251-1/+1
|
* Merge pull request #3243 from nakengelhardt/fix_aiw_commentMiodrag Milanović2022-03-241-1/+1
|\ | | | | smtbmc: ignore # comment lines
| * ignore # comment linesN. Engelhardt2022-03-241-1/+1
|/
* Bump versiongithub-actions[bot]2022-03-231-1/+1
|
* Update abc with latest fixMiodrag Milanovic2022-03-221-1/+1
|
* Proper SigBit forming in simMiodrag Milanovic2022-03-221-4/+4
|
* Proper SigBit forming in simMiodrag Milanovic2022-03-221-4/+4
|
* Bump versiongithub-actions[bot]2022-03-221-1/+1
|
* xilinx: Add RAMB4* blackboxesMarcelina Kościelnicka2022-03-212-1/+695
|
* Bump versiongithub-actions[bot]2022-03-191-1/+1
|
* More verbose warningsMiodrag Milanovic2022-03-182-6/+9
|
* Merge pull request #3236 from YosysHQ/micko/tb_initialMiodrag Milanović2022-03-173-6/+34
|\ | | | | Recognize registers and set initial state for them in tb
| * Recognize registers and set initial state for them in tbMiodrag Milanovic2022-03-163-6/+34
| |
* | Bump versiongithub-actions[bot]2022-03-171-1/+1
|/
* Update sim help message.Miodrag Milanovic2022-03-161-1/+2
|
* Bump versiongithub-actions[bot]2022-03-151-1/+1
|
* gowin: add support for Double Data Rate primitivesYRabbit2022-03-141-0/+25
| | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
* Merge pull request #3232 from YosysHQ/micko/fst2tbMiodrag Milanović2022-03-141-0/+319
|\ | | | | Added fst2tb pass for generating testbench
| * Added fst2tb pass for generating testbenchMiodrag Milanovic2022-03-141-0/+319
| |
* | Merge pull request #3213 from antonblanchard/abc-typoClaire Xen2022-03-141-2/+2
|\ \ | |/ |/| abc: Fix {I} and {P} substitution
| * abc: Fix {I} and {P} substitutionAnton Blanchard2022-02-231-2/+2
| | | | | | | | We were searching for {D} after the first match of {I} or {P}.
* | Proper example codeMiodrag Milanovic2022-03-142-1/+3
| |
* | Bump versiongithub-actions[bot]2022-03-121-1/+1
| |
* | Merge pull request #3229 from YosysHQ/micko/sim_dateMiodrag Milanović2022-03-111-7/+20
|\ \ | | | | | | Add date parameter to enable full date/time and version info
| * | Add date parameter to enable full date/time and version infoMiodrag Milanovic2022-03-111-7/+20
| | |
* | | Merge pull request #3222 from zachjs/prune-linux-ciMiodrag Milanović2022-03-111-2/+6
|\ \ \ | | | | | | | | Prune Linux CI builds
| * | | Prune Linux CI buildsZachary Snow2022-03-111-2/+6
| | | |
* | | | Merge pull request #3228 from YosysHQ/micko/disable_testsMiodrag Milanović2022-03-112-28/+2
|\ \ \ \ | | | | | | | | | | Disable tests on most of platforms
| * | | | Disable tests on most of platformsMiodrag Milanovic2022-03-102-28/+2
| | | | |
* | | | | Add "sim -q" optionClaire Xenia Wolf2022-03-111-8/+19
| |_|/ / |/| | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | | | Small fix in "sim" help messageClaire Xenia Wolf2022-03-111-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | | | Merge pull request #3226 from YosysHQ/micko/btor2witnessMiodrag Milanović2022-03-112-10/+171
|\ \ \ \ | |_|/ / |/| | | Sim support for btor2 witness files
| * | | FstData already do conversion to VCDMiodrag Milanovic2022-03-111-1/+2
| | | |
| * | | Support cell name in btor witness fileMiodrag Milanovic2022-03-111-5/+14
| | | |
| * | | Fix handling of some formal cells in btor back-endClaire Xenia Wolf2022-03-111-6/+2
| | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * | | handle state names of $anyconst and $anyseqMiodrag Milanovic2022-03-111-1/+5
| | | |
| * | | Proper write of memory dataMiodrag Milanovic2022-03-111-14/+13
| | | |
| * | | Start work on memory initMiodrag Milanovic2022-03-091-9/+34
| | | |
| * | | Fixes and error checkMiodrag Milanovic2022-03-091-1/+5
| | | |
| * | | cleanupMiodrag Milanovic2022-03-071-1/+2
| | | |
| * | | Error checks for aiger witnessMiodrag Milanovic2022-03-071-0/+7
| | | |
| * | | btor2 witness co-simulationMiodrag Milanovic2022-03-071-8/+123
| | | |
* | | | Bump versiongithub-actions[bot]2022-03-101-1/+1
| | | |
* | | | intel_alm: M10K write-enable is negative-trueLofty2022-03-097-8/+30
| |/ / |/| |
* | | Merge pull request #3210 from rqou/json-signedMiodrag Milanović2022-03-071-0/+2
|\ \ \ | |/ / |/| | json: Add help message for `signed` field
| * | json: Add help message for `signed` fieldR2022-02-211-0/+2
| | |
* | | Bump versiongithub-actions[bot]2022-03-051-1/+1
| | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-10-31 05:16:48 +0000