aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | | | | | | | | | | | | | | | | Check abc_box_id attrEddie Hung2019-04-151-1/+16
| * | | | | | | | | | | | | | | | | | | | | Add abc_box_id attribute to MUXF7/F8 cellsEddie Hung2019-04-151-0/+2
| * | | | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7muxEddie Hung2019-04-159-100/+246
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | | PI before CIEddie Hung2019-04-121-2/+2
| * | | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-04-121-3/+9
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/pmux2shiftx' into xc7muxEddie Hung2019-04-111-1/+0
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/pmux2shiftx' into xc7muxEddie Hung2019-04-116-8/+93
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | | | | | Fix cells_map.v some moreEddie Hung2019-04-111-7/+7
| * | | | | | | | | | | | | | | | | | | | | | | | | More fine tuningEddie Hung2019-04-111-2/+2
| * | | | | | | | | | | | | | | | | | | | | | | | | Fix cells_map.vEddie Hung2019-04-111-7/+7
| * | | | | | | | | | | | | | | | | | | | | | | | | Fix typoEddie Hung2019-04-111-1/+1
| * | | | | | | | | | | | | | | | | | | | | | | | | Juggle opt calls in synth_xilinxEddie Hung2019-04-112-30/+35
| * | | | | | | | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7muxEddie Hung2019-04-101-1/+1
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | | | | | | WIP for cells_map.v -- maybe working?Eddie Hung2019-04-101-32/+27
| * | | | | | | | | | | | | | | | | | | | | | | | | | Try splitting $shiftx with Y_WIDTH > 1 into Y_WIDTH = 1Eddie Hung2019-04-101-31/+38
| * | | | | | | | | | | | | | | | | | | | | | | | | | Fix for when B_SIGNED = 1Eddie Hung2019-04-101-1/+8
| * | | | | | | | | | | | | | | | | | | | | | | | | | Update doc for synth_xilinxEddie Hung2019-04-101-7/+8
| * | | | | | | | | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7muxEddie Hung2019-04-101-24/+21
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | | | | | | | | | | ff_map.v after abcEddie Hung2019-04-101-5/+5
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Tidy upEddie Hung2019-04-101-1/+1
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Move map_cells to before map_lutsEddie Hung2019-04-101-11/+12
| * | | | | | | | | | | | | | | | | | | | | | | | | | | WIP for $shiftx to wide muxEddie Hung2019-04-101-1/+63
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Update LUT delaysEddie Hung2019-04-101-11/+8
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add cells.lut to techlibs/xilinx/Eddie Hung2019-04-092-0/+16
| * | | | | | | | | | | | | | | | | | | | | | | | | | | synth_xilinx to call abc with -lut +/xilinx/cells.lutEddie Hung2019-04-091-2/+2
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add delays to cells.boxEddie Hung2019-04-091-4/+12
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add "-lut <file>" support to abc9Eddie Hung2019-04-091-13/+31
| * | | | | | | | | | | | | | | | | | | | | | | | | | | synth_xilinx with abc9 to use -boxEddie Hung2019-04-091-1/+4
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add techlibs/xilinx/cells.boxEddie Hung2019-04-092-0/+6
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add "-box" option to abc9Eddie Hung2019-04-091-7/+22
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add 'setundef -zero' call prior to aigmap in abc9Eddie Hung2019-04-091-0/+4
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Comment outEddie Hung2019-04-091-1/+1
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add support for synth_xilinx -abc9 and ignore abc9 -dress optEddie Hung2019-04-092-1/+14
* | | | | | | | | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-12140-1863/+4709
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / / / / / / / |/| | | | | | | | | | | | | | | | | | | | | | | | | / / | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / | |/| | | | | | | | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | Add some more commentsEddie Hung2019-06-101-1/+6
| * | | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1082 from corecode/u4kDavid Shah2019-06-101-0/+24
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | | | | | | | | | | ice40/cells_sim.v: Add support for RGB_DRV/LED_DRV_CUR for u4kSimon Schubert2019-06-101-0/+24
| |/ / / / / / / / / / / / / / / / / / / / / / / / / /
| * | | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1078 from YosysHQ/eddie/muxcover_costsClifford Wolf2019-06-081-12/+42
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / | |/| | | | | | | | | | | | | | | | | | | | | | | | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | Allow muxcover costs to be changedEddie Hung2019-06-071-12/+42
| | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / | | |/| | | | | | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | | | | | | Fix spacing from spaces to tabsEddie Hung2019-06-071-362/+362
| * | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1079 from YosysHQ/eddie/fix_read_aigerClifford Wolf2019-06-0727-45/+128
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | | | | | | | | | Add read_aiger to CHANGELOGEddie Hung2019-06-071-0/+1
| | * | | | | | | | | | | | | | | | | | | | | | | | | Fix spacing (entire file is wrong anyway, will fix later)Eddie Hung2019-06-071-3/+3
| | * | | | | | | | | | | | | | | | | | | | | | | | | Remove unnecessary std::getline() for ASCIIEddie Hung2019-06-071-3/+0
| | * | | | | | | | | | | | | | | | | | | | | | | | | Test *.aag too, by using *.aig as referenceEddie Hung2019-06-071-0/+19
| | * | | | | | | | | | | | | | | | | | | | | | | | | Fix read_aiger -- create zero driver, fix init width, parse 'b'Eddie Hung2019-06-072-13/+52
| | * | | | | | | | | | | | | | | | | | | | | | | | | Use ABC to convert from AIGER to VerilogEddie Hung2019-06-071-2/+3
| | * | | | | | | | | | | | | | | | | | | | | | | | | Use ABC to convert AIGER to Verilog, then sat against YosysEddie Hung2019-06-071-21/+15
| | * | | | | | | | | | | | | | | | | | | | | | | | | Add symbols to AIGER test inputs for ABCEddie Hung2019-06-0722-8/+40
| |/ / / / / / / / / / / / / / / / / / / / / / / / /
| * | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1077 from YosysHQ/clifford/pr983Clifford Wolf2019-06-079-3/+93
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \