aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #893 from YosysHQ/clifford/btormeminitClifford Wolf2019-03-233-3/+63
|\
| * Add support for memory initialization to write_btorClifford Wolf2019-03-231-0/+53
| * Fix BTOR output tags syntax in writye_btorClifford Wolf2019-03-231-2/+1
| * Add RTLIL::Const::ext[su](), fix RTLIL::SigSpec::extend_u0 for 0-size signalsClifford Wolf2019-03-232-1/+9
|/
* Merge pull request #889 from YosysHQ/clifford/fix888Clifford Wolf2019-03-221-1/+10
|\
| * Fix mem2reg handling of memories with upto data ports, fixes #888Clifford Wolf2019-03-211-1/+10
* | Merge pull request #890 from YosysHQ/clifford/fix887Clifford Wolf2019-03-221-1/+26
|\ \
| * | Trim init attributes when resizing FFs in "wreduce", fixes #887Clifford Wolf2019-03-221-1/+26
| |/
* | Merge pull request #891 from YosysHQ/xilinx_keepDavid Shah2019-03-222-25/+31
|\ \ | |/ |/|
| * xilinx: Add keep attribute where appropriateDavid Shah2019-03-222-25/+31
|/
* Improve "read_verilog -dump_vlog[12]" handling of upto rangesClifford Wolf2019-03-211-3/+6
* Improve read_verilog debug output capabilitiesClifford Wolf2019-03-213-15/+42
* Merge pull request #885 from YosysHQ/clifford/fix873Clifford Wolf2019-03-191-2/+4
|\
| * Add Xilinx negedge FFs to synth_xilinx dffinit call, fixes #873Clifford Wolf2019-03-191-2/+4
|/
* Merge pull request #808 from eddiehung/read_aigerEddie Hung2019-03-1935-6/+632
|\
| * Merge https://github.com/YosysHQ/yosys into read_aigerEddie Hung2019-03-19113-792/+6364
| |\ | |/ |/|
* | Merge pull request #884 from zachjs/masterClifford Wolf2019-03-192-1/+61
|\ \
| * | fix local name resolution in prefix constructsZachary Snow2019-03-182-1/+61
|/ /
* | Update issue templateClifford Wolf2019-03-171-5/+5
* | Update issue templateClifford Wolf2019-03-171-0/+8
* | Merge pull request #877 from FelixVi/masterClifford Wolf2019-03-161-1/+4
|\ \
| * | Add note about test requirements in READMEFelix Vietmeyer2019-03-161-1/+4
|/ /
* | Improve mix of src/wire/wirebit coverage in "mutate -list"Clifford Wolf2019-03-161-29/+84
* | Merge pull request #876 from YosysHQ/clifford/fmcombineClifford Wolf2019-03-164-17/+374
|\ \
| * | Add "fmcombine -fwd -bwd -nop"Clifford Wolf2019-03-151-10/+59
| * | Add fmcombine passClifford Wolf2019-03-154-17/+325
|/ /
* | Merge pull request #875 from YosysHQ/clifford/mutateClifford Wolf2019-03-154-5/+862
|\ \
| * | Improvements in "mutate" list-reduce algorithmClifford Wolf2019-03-151-13/+36
| * | Add "mutate -cfg", improve pick_cover behaviorClifford Wolf2019-03-141-46/+101
| * | Add a strictly coverage-driven mutation selection strategyClifford Wolf2019-03-141-1/+70
| * | Improve "mutate" wire coverage metricClifford Wolf2019-03-141-1/+16
| * | Add more mutation types, improve mutation src coverClifford Wolf2019-03-141-92/+268
| * | Fix smtbmc.py handling of zero appended stepsClifford Wolf2019-03-141-5/+5
| * | Add "mutate" command DB reduce functionalityClifford Wolf2019-03-141-12/+181
| * | Add hashlib "<container>::element(int n)" methodsClifford Wolf2019-03-141-0/+6
| * | Add "mutate -mode inv", various other mutate improvementsClifford Wolf2019-03-141-99/+213
| * | Add basic "mutate -list N" frameworkClifford Wolf2019-03-142-0/+230
* | | Disable realmath testsClifford Wolf2019-03-151-1/+1
|/ /
* | Merge pull request #874 from YosysHQ/clifford/andoptClifford Wolf2019-03-141-0/+7
|\ \
| * | Improve handling of and-with-1 and or-with-0 in opt_expr, fixes #327Clifford Wolf2019-03-141-0/+7
|/ /
* | Merge pull request #872 from YosysHQ/clifford/pmuxfixClifford Wolf2019-03-142-1/+10
|\ \
| * | Improve handling of "full_case" attributesClifford Wolf2019-03-141-0/+9
| * | Fix a syntax bug in ilang backend related to process case statementsClifford Wolf2019-03-141-1/+1
|/ /
* | Merge pull request #869 from cr1901/win-shellClifford Wolf2019-03-143-1/+377
|\ \
| * | Install launcher executable when running yosys-smtbmc on Windows.William D. Jones2019-03-133-1/+377
* | | Merge pull request #868 from YosysHQ/clifford/fixmemClifford Wolf2019-03-132-40/+24
|\ \ \
| * | | Remove ice40/cells_sim.v hack to avoid warning for blocking memory writesClifford Wolf2019-03-121-19/+0
| * | | Improve handling of memories used in mem index expressions on LHS of an assig...Clifford Wolf2019-03-121-5/+16
| * | | Remove outdated "blocking assignment to memory" warningClifford Wolf2019-03-121-10/+0
| * | | Only set MEM2REG_FL_CONST_LHS/MEM2REG_FL_VAR_LHS for non-init writes, fixes #867Clifford Wolf2019-03-121-6/+8
| |/ /