| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge pull request #1159 from btut/fix/1090_segfault_cell_and_wire | Clifford Wolf | 2019-07-09 | 1 | -0/+3 |
| * | Merge pull request #1147 from YosysHQ/clifford/fix1144 | Clifford Wolf | 2019-07-09 | 3 | -82/+26 |
| * | Merge pull request #1154 from whitequark/manual-sync-always | Clifford Wolf | 2019-07-09 | 1 | -2/+3 |
| * | Merge pull request #1153 from YosysHQ/dave/fix_multi_mux | David Shah | 2019-07-09 | 3 | -3/+25 |
| * | Fix read_verilog assert/assume/etc on default case label, fixes YosysHQ/Symbi... | Clifford Wolf | 2019-07-09 | 1 | -0/+2 |
| * | autotest.sh to define _AUTOTB when test_autotb | Eddie Hung | 2019-07-09 | 1 | -1/+1 |
| * | Merge pull request #1146 from gsomlo/gls-test-abc-ext | Clifford Wolf | 2019-07-09 | 4 | -8/+29 |
| * | Checkout yosys-0.9-rc branch of yosys-tests | Eddie Hung | 2019-07-02 | 1 | -1/+1 |
| * | Add missing CHANGELOG entries | Eddie Hung | 2019-06-28 | 1 | -0/+3 |
| * | Merge pull request #1139 from YosysHQ/dave/check-sim-iverilog | Eddie Hung | 2019-06-27 | 2 | -0/+19 |
| |\ |
|
| | * | Add simcells.v, simlib.v, and some output | Eddie Hung | 2019-06-27 | 1 | -1/+11 |
| | * | tests: Check that Icarus can parse arch sim models | David Shah | 2019-06-26 | 2 | -0/+9 |
| * | | Grr | Eddie Hung | 2019-06-27 | 1 | -1/+1 |
| * | | Capitalisation | Eddie Hung | 2019-06-27 | 1 | -1/+1 |
| * | | Make CHANGELOG clearer | Eddie Hung | 2019-06-27 | 1 | -0/+1 |
| * | | Merge pull request #1143 from YosysHQ/clifford/fix1135 | Eddie Hung | 2019-06-27 | 4 | -8/+38 |
| |\ \ |
|
| | * | | Add #1135 testcase | Eddie Hung | 2019-06-27 | 2 | -5/+26 |
| | * | | Add "pmux2shiftx -norange", fixes #1135 | Clifford Wolf | 2019-06-27 | 2 | -3/+12 |
| | |/ |
|
| * | | synth_xilinx -arch -> -family, consistent with older synth_intel | Eddie Hung | 2019-06-27 | 1 | -7/+8 |
| * | | Merge pull request #1142 from YosysHQ/clifford/fix1132 | Eddie Hung | 2019-06-27 | 2 | -6/+345 |
| |\ \ |
|
| | * | | Copy tests from eddie/fix1132 | Eddie Hung | 2019-06-27 | 1 | -0/+320 |
| | * | | Fix handling of partial covers in muxcover, fixes #1132 | Clifford Wolf | 2019-06-27 | 1 | -6/+25 |
| | |/ |
|
| * | | Merge pull request #1138 from YosysHQ/koriakin/xc7nocarrymux | Eddie Hung | 2019-06-27 | 2 | -12/+34 |
| |\ \
| |/
|/| |
|
| | * | Grrr | Eddie Hung | 2019-06-26 | 1 | -2/+2 |
| | * | Fix spacing | Eddie Hung | 2019-06-26 | 1 | -5/+5 |
| | * | Oops. Actually use nocarry flag as spotted by @koriakin | Eddie Hung | 2019-06-26 | 1 | -5/+7 |
| | * | synth_ecp5 rename -nomux to -nowidelut, but preserve former | Eddie Hung | 2019-06-26 | 1 | -6/+6 |
| | * | Merge branch 'xc7nocarrymux' of https://github.com/koriakin/yosys into koriak... | Eddie Hung | 2019-06-26 | 1 | -4/+24 |
| | |\ |
|
| | | * | synth_xilinx: Add -nocarry and -nomux options. | Marcin Kościelnicki | 2019-04-30 | 1 | -7/+26 |
| * | | | Merge pull request #1137 from mmicko/cell_sim_fix | Clifford Wolf | 2019-06-26 | 2 | -14/+1 |
| |\ \ \ |
|
| | * | | | Simulation model verilog fix | Miodrag Milanovic | 2019-06-26 | 2 | -14/+1 |
| |/ / / |
|
| * | | | Improve opt_clean handling of unused public wires | Clifford Wolf | 2019-06-26 | 1 | -2/+2 |
| * | | | Improve BTOR2 handling of undriven wires | Clifford Wolf | 2019-06-26 | 1 | -3/+27 |
| * | | | Fix segfault on failed VERILOG_FRONTEND::const2ast, closes #1131 | Clifford Wolf | 2019-06-26 | 1 | -1/+1 |
| * | | | Do not clean up buffer cells with "keep" attribute, closes #1128 | Clifford Wolf | 2019-06-26 | 1 | -1/+1 |
| * | | | Escape scope names starting with dollar sign in smtio.py | Clifford Wolf | 2019-06-26 | 1 | -1/+4 |
| * | | | Add more ECP5 Diamond flip-flops. | whitequark | 2019-06-26 | 2 | -30/+91 |
| |/ / |
|
| * | | Add testcase from #335, fixed by #1130 | Eddie Hung | 2019-06-25 | 1 | -0/+28 |
| * | | Merge pull request #1130 from YosysHQ/eddie/fix710 | Clifford Wolf | 2019-06-25 | 3 | -6/+33 |
| |\ \ |
|
| | * | | Fix spacing | Eddie Hung | 2019-06-25 | 1 | -4/+3 |
| | * | | Move only one consumer check outside of while loop | Eddie Hung | 2019-06-25 | 1 | -6/+5 |
| | * | | Walk through as many muxes as exist for rd_en | Eddie Hung | 2019-06-24 | 1 | -8/+16 |
| | * | | Add test | Eddie Hung | 2019-06-24 | 2 | -1/+22 |
| * | | | Merge pull request #1129 from YosysHQ/eddie/ram32x1d | Eddie Hung | 2019-06-25 | 5 | -20/+73 |
| |\ \ \ |
|
| | * | | | Add RAM32X1D support | Eddie Hung | 2019-06-24 | 5 | -20/+73 |
| | |/ / |
|
| * | | | Merge pull request #1075 from YosysHQ/eddie/muxpack | Clifford Wolf | 2019-06-25 | 5 | -0/+897 |
| |\ \ \ |
|
| | * | | | Merge remote-tracking branch 'origin/master' into eddie/muxpack | Eddie Hung | 2019-06-22 | 15 | -61/+450 |
| | |\| | |
|
| | * | | | Cope with $reduce_or common in case | Eddie Hung | 2019-06-21 | 1 | -5/+37 |
| | * | | | Add more tests | Eddie Hung | 2019-06-21 | 2 | -21/+51 |
| | * | | | Fix testcase | Eddie Hung | 2019-06-21 | 1 | -3/+4 |
