aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Cleanup and formatingMiodrag Milanovic2019-10-044-2/+4
|
* split latches into separate checksMiodrag Milanovic2019-10-042-41/+24
|
* check muxes per typeMiodrag Milanovic2019-10-042-42/+37
|
* check ff's separatelyMiodrag Milanovic2019-10-042-26/+14
|
* Cleanup top modules and not used definesMiodrag Milanovic2019-10-045-44/+5
|
* remove alu testMiodrag Milanovic2019-10-042-36/+0
|
* Merge branch 'SergeyDegtyar/anlogic' of ↵Miodrag Milanovic2019-10-0423-0/+536
|\ | | | | | | https://github.com/SergeyDegtyar/yosys into mmicko/anlogic
| * Merge branch 'master' into SergeyDegtyar/anlogicSergey2019-10-01126-1686/+30035
| |\
| * | run-test.sh Move $x at end of line.Sergey2019-10-011-1/+1
| | |
| * | Add new tests for Anlogic architectureSergeyDegtyar2019-09-2323-0/+536
| | | | | | | | | | | | | | | | | | | | | | | | Problems/questions: - memory.ys: ERROR: Failed to import cell gate.mem.0.0.0 (type EG_LOGIC_DRAM16X4) to SAT database. Why EG_LOGIC_DRAM16X4, not AL_LOGIC_BRAM? - Internal cell type $_TBUF_ is present.
* | | Change smtbmc "Warmup failed" status to "PREUNSAT"Clifford Wolf2019-10-031-14/+14
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Update ABC to git rev 623b5e8Clifford Wolf2019-10-031-1/+1
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Bump versionClifford Wolf2019-10-031-1/+1
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Merge pull request #1419 from YosysHQ/eddie/lazy_deriveClifford Wolf2019-10-032-35/+59
|\ \ \ | | | | | | | | module->derive() to be lazy and not touch ast if already derived
| * | | Fix for svinterfacesEddie Hung2019-09-301-2/+8
| | | |
| * | | module->derive() to be lazy and not touch ast if already derivedEddie Hung2019-09-302-33/+51
| | | |
* | | | Merge pull request #1422 from YosysHQ/eddie/aigmap_selectClifford Wolf2019-10-032-6/+50
|\ \ \ \ | | | | | | | | | | Add -select option to aigmap
| * | | | Add quick testEddie Hung2019-09-301-0/+10
| | | | |
| * | | | Add -select option to aigmapEddie Hung2019-09-301-6/+40
| | |_|/ | |/| |
* | | | Merge pull request #1429 from YosysHQ/clifford/checkmappedClifford Wolf2019-10-032-27/+56
|\ \ \ \ | | | | | | | | | | Add "check -mapped"
| * | | | Add "check -allow-tbuf"Clifford Wolf2019-10-031-8/+22
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | Add "check -mapped"Clifford Wolf2019-10-022-21/+36
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Merge pull request #1425 from YosysHQ/dave/ecp5_pdp16David Shah2019-10-036-2/+184
|\ \ \ \ \ | | | | | | | | | | | | ecp5: Add support for mapping 36-bit wide PDP BRAMs
| * | | | | ecp5: Fix shuffle_enable portDavid Shah2019-10-011-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | ecp5: Add support for mapping 36-bit wide PDP BRAMsDavid Shah2019-10-016-1/+183
| | |/ / / | |/| | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | | Merge pull request #1423 from YosysHQ/eddie/techmap_replace_wireEddie Hung2019-10-022-0/+32
|\ \ \ \ \ | | | | | | | | | | | | RFC: techmap to recognise wires named "_TECHMAP_REPLACE_.<suffix>"
| * | | | | Also rename cells with _TECHMAP_REPLACE_. prefix, as per @cliffordwolfEddie Hung2019-10-021-4/+8
| | | | | |
| * | | | | Extend test with renaming cells with prefix tooEddie Hung2019-10-021-0/+2
| | | | | |
| * | | | | Add testEddie Hung2019-09-301-0/+16
| | | | | |
| * | | | | techmap wires named _TECHMAP_REPLACE_.<identifier> to create aliasEddie Hung2019-09-301-0/+10
| |/ / / /
* | | | | log_dump() to support State enumEddie Hung2019-10-023-0/+6
| | | | |
* | | | | Merge pull request #1428 from YosysHQ/clifford/fixbtorClifford Wolf2019-10-021-6/+9
|\ \ \ \ \ | |_|/ / / |/| | | | Fix btor back-end to use "state" instead of "input" for undef init bits
| * | | | Fix btor back-end to use "state" instead of "input" for undef init bitsClifford Wolf2019-10-021-6/+9
|/ / / / | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #1426 from YosysHQ/mmicko/fix_environMiodrag Milanović2019-10-011-0/+2
|\ \ \ \ | |/ / / |/| | | Define environ, fixes #1424
| * | | Define environ, fixes #1424Miodrag Milanovic2019-10-011-0/+2
|/ / /
* / / Fix typoEddie Hung2019-09-301-1/+1
|/ /
* | Update doc for equiv_optEddie Hung2019-09-301-2/+3
| |
* | Merge pull request #1406 from whitequark/connect_rpcwhitequark2019-09-3011-0/+1767
|\ \ | | | | | | rpc: new frontend
| * | rpc: new frontend.whitequark2019-09-309-0/+744
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A new pass, connect_rpc, allows any HDL frontend that can read/write JSON from/to stdin/stdout or an unix socket or a named pipe to participate in elaboration as a first class citizen, such that any other HDL supported by Yosys directly or indirectly can transparently instantiate modules handled by this frontend. Recognizing that many HDL frontends emit Verilog, it allows the RPC frontend to direct Yosys to process the result of instantiation via any built-in Yosys frontend. The resulting RTLIL is then hygienically integrated into the overall design.
| * | libs: import json11.whitequark2019-09-303-0/+1023
| | | | | | | | | | | | | | | This commit imports the code from upstream commit dropbox/json11@8ccf1f0c5ecab6151a65f216e7eeccd8588e5457.
* | | Merge pull request #1397 from btut/fix/python_wrappers_inline_constructorsEddie Hung2019-09-301-0/+2
|\ \ \ | | | | | | | | Generate Python wrappers for inline constructors
| * | | Generate Python wrappers for inline constructorsBenedikt Tutzer2019-09-231-0/+2
| | | | | | | | | | | | | | | | Fixes: #1353
* | | | Merge pull request #1416 from YosysHQ/mmicko/frontend_binary_inMiodrag Milanović2019-09-304-6/+10
|\ \ \ \ | | | | | | | | | | Open aig frontend as binary file
| * | | | Fix reading aig files on windowsMiodrag Milanovic2019-09-291-1/+5
| | | | |
| * | | | Open aig frontend as binary fileMiodrag Milanovic2019-09-294-5/+5
| | | | |
* | | | | Bump versionClifford Wolf2019-09-301-1/+1
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Merge pull request #1412 from YosysHQ/eddie/equiv_opt_async2syncClifford Wolf2019-09-301-0/+2
|\ \ \ \ \ | | | | | | | | | | | | equiv_opt to call async2sync when not -multiclock like SymbiYosys
| * | | | | equiv_opt to call async2sync when not -multiclock like SymbiYosysEddie Hung2019-09-271-0/+2
| | | | | |
* | | | | | Merge pull request #1417 from YosysHQ/clifford/fixasync2syncClifford Wolf2019-09-301-0/+1
|\ \ \ \ \ \ | | | | | | | | | | | | | | Fix $dlatch handling in async2sync
| * | | | | | Fix $dlatch handling in async2syncClifford Wolf2019-09-301-0/+1
|/ / / / / / | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-22 14:47:08 +0000