aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/cyclonev/cells_sim.v
diff options
context:
space:
mode:
Diffstat (limited to 'techlibs/intel_alm/cyclonev/cells_sim.v')
-rw-r--r--techlibs/intel_alm/cyclonev/cells_sim.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/intel_alm/cyclonev/cells_sim.v b/techlibs/intel_alm/cyclonev/cells_sim.v
index d0a9d9179..14bb756cf 100644
--- a/techlibs/intel_alm/cyclonev/cells_sim.v
+++ b/techlibs/intel_alm/cyclonev/cells_sim.v
@@ -1,7 +1,7 @@
/*
* yosys -- Yosys Open SYnthesis Suite
*
- * Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
+ * Copyright (C) 2012 Claire Xenia Wolf <claire@yosyshq.com>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above