aboutsummaryrefslogtreecommitdiffstats
path: root/tests
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-07-03 09:43:00 -0700
committerGitHub <noreply@github.com>2019-07-03 09:43:00 -0700
commitde263281308c112891ef330536bd228460a0f85f (patch)
tree7a531a02a751c2b7b41dbe04acd0526de96c3b8f /tests
parente38b2ac64860704f18e1097a6db32260f41717c3 (diff)
parent10524064e94b9fe21483092e2733b1b71ae60b4e (diff)
downloadyosys-de263281308c112891ef330536bd228460a0f85f.tar.gz
yosys-de263281308c112891ef330536bd228460a0f85f.tar.bz2
yosys-de263281308c112891ef330536bd228460a0f85f.zip
Merge pull request #1156 from YosysHQ/eddie/fix_abc9_unknown_cell
write_xaiger to treat unknown cell connections as keep-s
Diffstat (limited to 'tests')
-rw-r--r--tests/various/abc9.v4
-rw-r--r--tests/various/abc9.ys10
2 files changed, 14 insertions, 0 deletions
diff --git a/tests/various/abc9.v b/tests/various/abc9.v
index 8271cd249..a08b613a8 100644
--- a/tests/various/abc9.v
+++ b/tests/various/abc9.v
@@ -3,3 +3,7 @@ initial o = 1'b0;
always @*
o <= ~o;
endmodule
+
+module abc9_test028(input i, output o);
+unknown u(~i, o);
+endmodule
diff --git a/tests/various/abc9.ys b/tests/various/abc9.ys
index 922f7005d..a84b637d9 100644
--- a/tests/various/abc9.ys
+++ b/tests/various/abc9.ys
@@ -1,4 +1,6 @@
read_verilog abc9.v
+design -save read
+hierarchy -top abc9_test027
proc
design -save gold
@@ -12,3 +14,11 @@ design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
+design -load read
+hierarchy -top abc9_test028
+proc
+
+abc9 -lut 4
+select -assert-count 1 t:$lut r:LUT=1 r:WIDTH=1 %i %i
+select -assert-count 1 t:unknown
+select -assert-none t:$lut t:unknown %% t: %D