diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-08-21 13:37:45 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-08-21 13:37:45 -0700 |
| commit | b808123e7183dbb4077c1d2ea87d3c702cc98e57 (patch) | |
| tree | 8e6b4f77d712a45018842ca2620ec2e19b95a5b1 /tests | |
| parent | 5ce0c31d0e01603264b23cff8f6d431902f08b63 (diff) | |
| parent | a6776ee35ee5404ca7d5b63fd2daccc46354112c (diff) | |
| download | yosys-b808123e7183dbb4077c1d2ea87d3c702cc98e57.tar.gz yosys-b808123e7183dbb4077c1d2ea87d3c702cc98e57.tar.bz2 yosys-b808123e7183dbb4077c1d2ea87d3c702cc98e57.zip | |
Merge branch 'eddie/fix_mem2reg' into eddie/xilinx_srl
Diffstat (limited to 'tests')
| -rw-r--r-- | tests/various/mem2reg.ys | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/tests/various/mem2reg.ys b/tests/various/mem2reg.ys new file mode 100644 index 000000000..00389c700 --- /dev/null +++ b/tests/various/mem2reg.ys @@ -0,0 +1,13 @@ +read_verilog <<EOT +module top; +parameter DATADEPTH=2; +parameter DATAWIDTH=1; +(* keep, nomem2reg *) reg [DATAWIDTH-1:0] data1 [DATADEPTH-1:0]; +(* keep, mem2reg *) reg [DATAWIDTH-1:0] data2 [DATADEPTH-1:0]; +endmodule +EOT + +proc +cd top +select -assert-count 1 m:data1 a:src=<<EOT:4 %i +select -assert-count 2 w:data2[*] a:src=<<EOT:5 %i |