diff options
| author | whitequark <whitequark@whitequark.org> | 2018-12-07 16:58:33 +0000 |
|---|---|---|
| committer | whitequark <whitequark@whitequark.org> | 2018-12-07 17:20:34 +0000 |
| commit | 7ff5a9db2d17c384260c2220c9205a7b4891f001 (patch) | |
| tree | b2a11d22feab846070dda3612ad60b0504ca8caa /tests | |
| parent | c38ea9ae65b2a987d6a7ea790abf339944069f9a (diff) | |
| download | yosys-7ff5a9db2d17c384260c2220c9205a7b4891f001.tar.gz yosys-7ff5a9db2d17c384260c2220c9205a7b4891f001.tar.bz2 yosys-7ff5a9db2d17c384260c2220c9205a7b4891f001.zip | |
equiv_opt: pass -D EQUIV when techmapping.
This allows avoiding techmap crashes e.g. because of large memories
in white-box cell models.
Diffstat (limited to 'tests')
| -rw-r--r-- | tests/opt/ice40_carry.v | 3 | ||||
| -rw-r--r-- | tests/opt/opt_lut.ys | 2 |
2 files changed, 1 insertions, 4 deletions
diff --git a/tests/opt/ice40_carry.v b/tests/opt/ice40_carry.v deleted file mode 100644 index ed938932a..000000000 --- a/tests/opt/ice40_carry.v +++ /dev/null @@ -1,3 +0,0 @@ -module SB_CARRY (output CO, input I0, I1, CI); - assign CO = (I0 && I1) || ((I0 || I1) && CI); -endmodule diff --git a/tests/opt/opt_lut.ys b/tests/opt/opt_lut.ys index f3c1e2822..59b12c351 100644 --- a/tests/opt/opt_lut.ys +++ b/tests/opt/opt_lut.ys @@ -1,4 +1,4 @@ read_verilog opt_lut.v synth_ice40 ice40_unlut -equiv_opt -map ice40_carry.v -assert opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3 +equiv_opt -map +/ice40/cells_sim.v -assert opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3 |