diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-06-27 11:54:34 -0700 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-27 11:54:34 -0700 |
commit | 440f173aef421f30c6ce63822532dbb8a1b231af (patch) | |
tree | ec14c261f6efb62e6c9c8f0460c2c6f32d874419 /tests | |
parent | 83f143015bc21423877d5074f11ce156073dfdf1 (diff) | |
parent | eab8384ec7108db62573567f9fbceca62adfdbe5 (diff) | |
download | yosys-440f173aef421f30c6ce63822532dbb8a1b231af.tar.gz yosys-440f173aef421f30c6ce63822532dbb8a1b231af.tar.bz2 yosys-440f173aef421f30c6ce63822532dbb8a1b231af.zip |
Merge remote-tracking branch 'origin/master' into xaig
Diffstat (limited to 'tests')
-rw-r--r-- | tests/various/pmux2shiftx.v | 10 | ||||
-rw-r--r-- | tests/various/pmux2shiftx.ys | 21 |
2 files changed, 26 insertions, 5 deletions
diff --git a/tests/various/pmux2shiftx.v b/tests/various/pmux2shiftx.v index fec84187b..563394080 100644 --- a/tests/various/pmux2shiftx.v +++ b/tests/various/pmux2shiftx.v @@ -32,3 +32,13 @@ module pmux2shiftx_test ( endcase end endmodule + +module issue01135(input [7:0] i, output o); +always @* +case (i[6:3]) + 4: o <= i[0]; + 3: o <= i[2]; + 7: o <= i[3]; + default: o <= 1'b0; +endcase +endmodule diff --git a/tests/various/pmux2shiftx.ys b/tests/various/pmux2shiftx.ys index deb134083..51ee2f7be 100644 --- a/tests/various/pmux2shiftx.ys +++ b/tests/various/pmux2shiftx.ys @@ -1,4 +1,7 @@ read_verilog pmux2shiftx.v +design -save read + +hierarchy -top pmux2shiftx_test prep design -save gold @@ -21,8 +24,16 @@ design -import gate -as gate miter -equiv -flatten -make_assert -make_outputs gold gate miter sat -verify -prove-asserts -show-ports miter -design -load gold -stat - -design -load gate -stat +#design -load gold +#stat +# +#design -load gate +#stat + +design -load read +hierarchy -top issue01135 +proc +pmux2shiftx -norange +opt -full +select -assert-count 0 t:$shift* +select -assert-count 1 t:$pmux |