diff options
| author | Clifford Wolf <clifford@clifford.at> | 2018-12-16 16:05:14 +0100 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2018-12-16 16:05:14 +0100 |
| commit | ac27a5a7372b021f4d7ab848911fad7725c75ce7 (patch) | |
| tree | 697c61275dc9d7ebf75082ef8aa77cd9767683da /tests/asicworld/code_verilog_tutorial_explicit.v | |
| parent | 0d9c850a0713e3ff59a9ff2ab89e9fd47fd8aa08 (diff) | |
| parent | 58fb2ac818d07021b6929cb9ff14e13e993a231f (diff) | |
| download | yosys-ac27a5a7372b021f4d7ab848911fad7725c75ce7.tar.gz yosys-ac27a5a7372b021f4d7ab848911fad7725c75ce7.tar.bz2 yosys-ac27a5a7372b021f4d7ab848911fad7725c75ce7.zip | |
Merge pull request #738 from smunaut/issue_737
verilog_parser: Properly handle recursion when processing attributes
Diffstat (limited to 'tests/asicworld/code_verilog_tutorial_explicit.v')
0 files changed, 0 insertions, 0 deletions