aboutsummaryrefslogtreecommitdiffstats
path: root/tests/arch/anlogic/counter.ys
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-12-31 18:39:32 -0800
committerEddie Hung <eddie@fpgeh.com>2019-12-31 18:39:32 -0800
commitc082329af33cd428f53f5afbcb51fab8de545090 (patch)
tree1482aa45efeef28a4c6fdf969a2e3883ffc62a30 /tests/arch/anlogic/counter.ys
parent22fe931c861aa3f557327baf9d12ec57006308d9 (diff)
downloadyosys-c082329af33cd428f53f5afbcb51fab8de545090.tar.gz
yosys-c082329af33cd428f53f5afbcb51fab8de545090.tar.bz2
yosys-c082329af33cd428f53f5afbcb51fab8de545090.zip
Call equiv_opt with -multiclock and -assert
Diffstat (limited to 'tests/arch/anlogic/counter.ys')
-rw-r--r--tests/arch/anlogic/counter.ys2
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/arch/anlogic/counter.ys b/tests/arch/anlogic/counter.ys
index d363ec24e..a6eab248c 100644
--- a/tests/arch/anlogic/counter.ys
+++ b/tests/arch/anlogic/counter.ys
@@ -2,7 +2,7 @@ read_verilog ../common/counter.v
hierarchy -top top
proc
flatten
-equiv_opt -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
+equiv_opt -assert -multiclock -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module