aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-05-31 18:10:25 -0700
committerEddie Hung <eddie@fpgeh.com>2019-05-31 18:10:25 -0700
commitdea36d4366109441e84e2e84afcfd8eb0223c902 (patch)
tree6a60cfab5dc0462deef8ba0c981cde88e70a3b9a /techlibs
parente3d160a9cac9f134c40a03946dc97c957ebfa930 (diff)
downloadyosys-dea36d4366109441e84e2e84afcfd8eb0223c902.tar.gz
yosys-dea36d4366109441e84e2e84afcfd8eb0223c902.tar.bz2
yosys-dea36d4366109441e84e2e84afcfd8eb0223c902.zip
Techmap flops before ABC again
Diffstat (limited to 'techlibs')
-rw-r--r--techlibs/xilinx/synth_xilinx.cc8
1 files changed, 4 insertions, 4 deletions
diff --git a/techlibs/xilinx/synth_xilinx.cc b/techlibs/xilinx/synth_xilinx.cc
index cc667b919..97464ffe4 100644
--- a/techlibs/xilinx/synth_xilinx.cc
+++ b/techlibs/xilinx/synth_xilinx.cc
@@ -282,7 +282,9 @@ struct SynthXilinxPass : public ScriptPass
}
if (check_label("map_cells")) {
- run("techmap -map +/techmap.v -map +/xilinx/cells_map.v");
+ run("techmap -map +/techmap.v -map +/xilinx/cells_map.v -map +/xilinx/ff_map.v ");
+ run("dffinit -ff FDRE Q INIT -ff FDCE Q INIT -ff FDPE Q INIT -ff FDSE Q INIT "
+ "-ff FDRE_1 Q INIT -ff FDCE_1 Q INIT -ff FDPE_1 Q INIT -ff FDSE_1 Q INIT");
run("clean");
}
@@ -299,9 +301,7 @@ struct SynthXilinxPass : public ScriptPass
// has performed any necessary retiming
if (!nosrl || help_mode)
run("shregmap -minlen 3 -init -params -enpol any_or_none", "(skip if '-nosrl')");
- run("techmap -map +/xilinx/lut_map.v -map +/xilinx/ff_map.v -map +/xilinx/cells_map.v");
- run("dffinit -ff FDRE Q INIT -ff FDCE Q INIT -ff FDPE Q INIT -ff FDSE Q INIT "
- "-ff FDRE_1 Q INIT -ff FDCE_1 Q INIT -ff FDPE_1 Q INIT -ff FDSE_1 Q INIT");
+ run("techmap -map +/xilinx/lut_map.v -map +/xilinx/cells_map.v");
run("clean");
}