aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-05-16 14:21:18 +0200
committerGitHub <noreply@github.com>2019-05-16 14:21:18 +0200
commitb6345b111d994ff0de1bcd91379db1c289feb03b (patch)
treedcbf52a23670b218cdb2a732445f2847b8d0d563 /techlibs
parentc9def5407cd59e8542201217c890bbe4c89fff5c (diff)
parent1f52332b8d4621d6c5ab1447e82b6e2e53600e52 (diff)
downloadyosys-b6345b111d994ff0de1bcd91379db1c289feb03b.tar.gz
yosys-b6345b111d994ff0de1bcd91379db1c289feb03b.tar.bz2
yosys-b6345b111d994ff0de1bcd91379db1c289feb03b.zip
Merge pull request #1013 from antmicro/parameter_attributes
Support for attributes on parameters and localparams for Verilog frontend
Diffstat (limited to 'techlibs')
0 files changed, 0 insertions, 0 deletions