aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-05-23 13:38:04 -0700
committerEddie Hung <eddie@fpgeh.com>2019-05-23 13:38:04 -0700
commit52e9036d393837a12bd1daca22d197acd1d91a73 (patch)
treed2929b0405c71303a19e4c85df4fab24fbefeb28 /techlibs
parent68359bcd6f1ded0dffa12f0d1e2288e433fd83e7 (diff)
parent67a4850e3505e97bcb01fb02a688beee89af6e76 (diff)
downloadyosys-52e9036d393837a12bd1daca22d197acd1d91a73.tar.gz
yosys-52e9036d393837a12bd1daca22d197acd1d91a73.tar.bz2
yosys-52e9036d393837a12bd1daca22d197acd1d91a73.zip
Merge remote-tracking branch 'origin/master' into xc7mux
Diffstat (limited to 'techlibs')
-rw-r--r--techlibs/xilinx/drams.txt4
1 files changed, 4 insertions, 0 deletions
diff --git a/techlibs/xilinx/drams.txt b/techlibs/xilinx/drams.txt
index e6635d0e2..91632bcee 100644
--- a/techlibs/xilinx/drams.txt
+++ b/techlibs/xilinx/drams.txt
@@ -26,11 +26,15 @@ bram $__XILINX_RAM128X1D
endbram
match $__XILINX_RAM64X1D
+ min bits 5
+ min wports 1
make_outreg
or_next_if_better
endmatch
match $__XILINX_RAM128X1D
+ min bits 9
+ min wports 1
make_outreg
endmatch