aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-02-06 20:59:21 -0800
committerGitHub <noreply@github.com>2020-02-06 20:59:21 -0800
commit1f54b0008f6fe4e9ed19f5b4fcddddcb4d6d8976 (patch)
tree33cc0aad5db27b685da1db5f4d7e758f02863149 /techlibs/xilinx
parent6f67dd8df52e6640f216661ae929cd3ed29d23cf (diff)
parent87883f6d887b0a92fb431f47f602bf0db3e4ded9 (diff)
downloadyosys-1f54b0008f6fe4e9ed19f5b4fcddddcb4d6d8976.tar.gz
yosys-1f54b0008f6fe4e9ed19f5b4fcddddcb4d6d8976.tar.bz2
yosys-1f54b0008f6fe4e9ed19f5b4fcddddcb4d6d8976.zip
Merge pull request #1685 from dh73/gowin
Removing cells_sim from GoWin bram techmap
Diffstat (limited to 'techlibs/xilinx')
0 files changed, 0 insertions, 0 deletions