diff options
| author | Aman Goel <amangoel@umich.edu> | 2018-08-18 08:18:40 +0530 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2018-08-18 08:18:40 +0530 |
| commit | 61f002c908830d59e883d25668b731e7d12470d0 (patch) | |
| tree | 25174f7321f60e14ca6c144544f29971c40abe9b /techlibs/xilinx/synth_xilinx.cc | |
| parent | 5dcb899e76a82c8aa84552a59f4a9f64394e7785 (diff) | |
| parent | e343f3e6d475984c21611474bffe7dcd8f599497 (diff) | |
| download | yosys-61f002c908830d59e883d25668b731e7d12470d0.tar.gz yosys-61f002c908830d59e883d25668b731e7d12470d0.tar.bz2 yosys-61f002c908830d59e883d25668b731e7d12470d0.zip | |
Merge pull request #3 from YosysHQ/master
Updates from official repo
Diffstat (limited to 'techlibs/xilinx/synth_xilinx.cc')
| -rw-r--r-- | techlibs/xilinx/synth_xilinx.cc | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/techlibs/xilinx/synth_xilinx.cc b/techlibs/xilinx/synth_xilinx.cc index 1bc61daef..590fe61d2 100644 --- a/techlibs/xilinx/synth_xilinx.cc +++ b/techlibs/xilinx/synth_xilinx.cc @@ -38,7 +38,7 @@ struct SynthXilinxPass : public Pass { SynthXilinxPass() : Pass("synth_xilinx", "synthesis for Xilinx FPGAs") { } - virtual void help() + void help() YS_OVERRIDE { // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| log("\n"); @@ -128,7 +128,7 @@ struct SynthXilinxPass : public Pass log(" write_blif <file-name>\n"); log("\n"); } - virtual void execute(std::vector<std::string> args, RTLIL::Design *design) + void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE { std::string top_opt = "-auto-top"; std::string edif_file; |