diff options
| author | Marcin Kościelnicki <koriakin@0x04.net> | 2019-11-29 15:55:29 +0000 |
|---|---|---|
| committer | Marcin Kościelnicki <mwk@0x04.net> | 2019-11-29 16:56:27 +0100 |
| commit | 2badaa9adbf3fa976ac7e9d967e7d098de429bed (patch) | |
| tree | 8f459dc51fcd92f4908c8fd566e3881106168406 /techlibs/xilinx/cells_xtra.py | |
| parent | 0466c48533ad2831a95c6b63c3a190adb76499e9 (diff) | |
| download | yosys-2badaa9adbf3fa976ac7e9d967e7d098de429bed.tar.gz yosys-2badaa9adbf3fa976ac7e9d967e7d098de429bed.tar.bz2 yosys-2badaa9adbf3fa976ac7e9d967e7d098de429bed.zip | |
xilinx: Add missing blackbox cell for BUFPLL.
Diffstat (limited to 'techlibs/xilinx/cells_xtra.py')
| -rw-r--r-- | techlibs/xilinx/cells_xtra.py | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/techlibs/xilinx/cells_xtra.py b/techlibs/xilinx/cells_xtra.py index 82e403f78..01e7101d1 100644 --- a/techlibs/xilinx/cells_xtra.py +++ b/techlibs/xilinx/cells_xtra.py @@ -372,6 +372,7 @@ CELLS = [ Cell('BUFIO2', port_attrs={'IOCLK': ['clkbuf_driver'], 'DIVCLK': ['clkbuf_driver']}), Cell('BUFIO2_2CLK', port_attrs={'IOCLK': ['clkbuf_driver'], 'DIVCLK': ['clkbuf_driver']}), Cell('BUFIO2FB', port_attrs={'O': ['clkbuf_driver']}), + Cell('BUFPLL', port_attrs={'IOCLK': ['clkbuf_driver']}), Cell('BUFPLL_MCB', port_attrs={'IOCLK0': ['clkbuf_driver'], 'IOCLK1': ['clkbuf_driver']}), # Clock buffers (IO and regional) -- Virtex. |