aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddieh@ece.ubc.ca>2019-02-28 13:56:00 -0800
committerEddie Hung <eddieh@ece.ubc.ca>2019-02-28 13:56:00 -0800
commit8aab7fe7e64b1c213d924126e30994ab7b6d4625 (patch)
treefb1d094769e8a56d4babdb03550cb88d6f332405 /techlibs/xilinx/cells_sim.v
parentfe4d6898de378260c659dca08398fa434d71f7f0 (diff)
downloadyosys-8aab7fe7e64b1c213d924126e30994ab7b6d4625.tar.gz
yosys-8aab7fe7e64b1c213d924126e30994ab7b6d4625.tar.bz2
yosys-8aab7fe7e64b1c213d924126e30994ab7b6d4625.zip
Fix SRL16/32 techmap off-by-one
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions